基于FreeRTOS与MQTT的物联网技术应用系列——步进电机控制（四）FreeRTOS系统下LwIP-1.4.1的移植

本文在前一篇的基础上，进行基于FreeRTOS的LwIP-1.4.1版本移植、

本文使用的网卡PHY芯片型号是DP83848，工作在MII接口模式，时钟频率是25MHz。

现在的LwIP版本已经发展到了lwIP 2.0.3 版。

但是看了具体的代码后发现一些跟1.4.1对比之下不同之处，其中包含但不全部：

1、IPv4和IPv6的实现代码混合起来，而1.4.1是分开的，通过预处理宏可以分开编译。

2、增加了一些常用的网络组件或应用程序，其中包括了基于tcp接口实现的MQTT协议。

本人也曾试图移植lwIP 2.0.2，发现IPv6实现会被编译进去，并且由此产生一些函数调用问题，在我们的固件库中以及mdk的库中不支持相关函数，另外，本项目用的芯片并不支持IPv6，而相关代码会增加ROM空间的占用，没有必要，而LwIP2.0.2以上的版本所带的MQTT协议实现也可以移植过来到LwIP-1.4.1上使用。

因此还是选用LwIP的1.4.1这个经典版本。但后面的MQTT协议实现没有用LwIP2.0.2版的实现代码，而是比较接近paho.mqtt.embedded-c版的一个实现。

以下是具体移植过程：

LwIP的官方网站：/projects/lwip/

LwIP-1.4.1下载地址：http://download./releases/lwip/lwip-1.4.1.zip

或：http://ftp.yzu.edu.tw/nongnu/lwip/lwip-1.4.1.zip

或：/null_926_6734/CongXiangYingGuanFangHuoQiJingXiangXiaZaiDeMouXieYuanDaiMa/raw/master/lwip-1.4.1.zip

contrib-1.4.1.zip

contrib-1.4.1里面含有官方的移植示例，有windows和unix操作系统下的移植，和某些非操作系统的移植。

在本项目的移植中需要用到一些头文件，可以在contrib-1.4.1中找到。

本文参考了网络上的源代码：

STM32_FreeRTOS_LwIP

这份代码的说明是这样的：

说明： 在神州五号STM32F107VC开发板上移植了最新的FreeRTOS-V8.1.2操作系统，并在该系统上移植了最新的LwIP-1.4.1协议栈，能够ping通，但是系统的稳定性没有测试，仅供使用者参考。

本人提供的备用下载地址：

STM32_FreeRTOS_LwIP.rar

移植之前，我们要确认一下网卡芯片的工作模式MII接口模式。根据金牛开发板官方驱动代码提供的代码

看到该开发板的PHY芯片DP83848跟STM32F107VC引脚的对应关系如下：

lwip-1.4.1.zip代码包解压之后放到third_party目录下。

在IDE上增加一个组，命名为：third_party/LwIP。

1、把third_party\lwip-1.4.1\src\core下的c文件加入工程中；

2、把third_party\lwip-1.4.1\src\core\ipv4下的c文件加入到工程中；

3、把third_party\lwip-1.4.1\src\netif下的c文件加入到工程中；

4、把third_party\lwip-1.4.1\src\api下的c文件加入到工程中；

5、把一下路径加入包含路径中：

..\third_party\lwip-1.4.1\src\include;..\third_party\lwip-1.4.1\src\include\lwip;..\third_party\lwip-1.4.1\src\include\arch;..\third_party\lwip-1.4.1\src\include\ipv4;..\third_party\lwip-1.4.1\src\include\netif;

此时编译，会出现错误，提示找不到lwipopts.h文件。

我们直接在STM32_FreeRTOS_LwIP这份源代码中直接复制过来，它位置在

STM32_FreeRTOS_LwIP.rar\STM32_FreeRTOS_LwIP\App下面，顺便把netconf.h和netconf.c复制过来，放到BSP目录下：

关于lwipopts.h的配置说明请参考：

/slj_win/article/details/16959055

我们拷贝过来的这份lwipopts.h中的配置，是实际使用的时候，会占用大部分的RAM，以至于FreeRTOS的任务经常出现栈溢出或直接跑飞，因此需要稍微减少内存的使用，做一些修改。

还有就是需要添加对DNS的支持：

#define LWIP_DNS1

和对接收数据定时窗口的支持：

#define LWIP_SO_RCVTIMEO 1

修改后如下：

/********************************************************************************* @file lwipopts.h* @author MCD Application Team* @version V1.1.0* @date 07-October-* @brief lwIP Options Configuration.*This file is based on Utilities\lwip_v1.3.2\src\include\lwip\opt.h *and contains the lwIP configuration for the STM32F2x7 demonstration.******************************************************************************* @attention** THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.** <h2><center>&copy; COPYRIGHT STMicroelectronics</center></h2>*******************************************************************************/#ifndef __LWIPOPTS_H__#define __LWIPOPTS_H__/*** SYS_LIGHTWEIGHT_PROT==1: if you want inter-task protection for certain* critical regions during buffer allocation, deallocation and memory* allocation and deallocation.*/#define SYS_LIGHTWEIGHT_PROT 0#define ETHARP_TRUST_IP_MAC0#define IP_REASSEMBLY 0#define IP_FRAG 0//#define ARP_QUEUEING 0/* ---------- ARP options ---------- */#define LWIP_ARP1#define ARP_TABLE_SIZE 10#define ARP_QUEUEING1/*** NO_SYS==1: Provides VERY minimal functionality. Otherwise,* use lwIP facilities.*/#define NO_SYS 0/* ---------- Memory options ---------- *//* MEM_ALIGNMENT: should be set to the alignment of the CPU for whichlwIP is compiled. 4 byte alignment -> define MEM_ALIGNMENT to 4, 2byte alignment -> define MEM_ALIGNMENT to 2. */#define MEM_ALIGNMENT 4/* MEM_SIZE: the size of the heap memory. If the application will senda lot of data that needs to be copied, this should be set high. */#define MEM_SIZE(4*1024) // (5*1024) @.08.26/* MEMP_NUM_PBUF: the number of memp struct pbufs. If the applicationsends a lot of data out of ROM (or other static memory), thisshould be set high. */#define MEMP_NUM_PBUF 100/* MEMP_NUM_UDP_PCB: the number of UDP protocol control blocks. Oneper active UDP "connection". */#define MEMP_NUM_UDP_PCB 6/* MEMP_NUM_TCP_PCB: the number of simulatenously active TCPconnections. */#define MEMP_NUM_TCP_PCB 10/* MEMP_NUM_TCP_PCB_LISTEN: the number of listening TCPconnections. */#define MEMP_NUM_TCP_PCB_LISTEN 5/* MEMP_NUM_TCP_SEG: the number of simultaneously queued TCPsegments. */#define MEMP_NUM_TCP_SEG 20/* MEMP_NUM_SYS_TIMEOUT: the number of simulateously activetimeouts. */#define MEMP_NUM_SYS_TIMEOUT 10/* ---------- Pbuf options ---------- *//* PBUF_POOL_SIZE: the number of buffers in the pbuf pool. */#define PBUF_POOL_SIZE10 // 20 @.08.26/* PBUF_POOL_BUFSIZE: the size of each pbuf in the pbuf pool. */#define PBUF_POOL_BUFSIZE 500/* ---------- TCP options ---------- */#define LWIP_TCP1#define TCP_TTL 255/* Controls if TCP should queue segments that arrive out oforder. Define to 0 if your device is low on memory. */#define TCP_QUEUE_OOSEQ 1/* TCP Maximum segment size. */#define TCP_MSS (1500 - 40) /* TCP_MSS = (Ethernet MTU - IP header size - TCP header size) *//* TCP sender buffer space (bytes). */#define TCP_SND_BUF (5*TCP_MSS)/* TCP_SND_QUEUELEN: TCP sender buffer space (pbufs). This must be at leastas much as (2 * TCP_SND_BUF/TCP_MSS) for things to work. */#define TCP_SND_QUEUELEN (4* TCP_SND_BUF/TCP_MSS)/* TCP receive window. */#define TCP_WND (2*TCP_MSS)/* ---------- ICMP options ---------- */#define LWIP_ICMP 1/* ---------- DHCP options ---------- *//* Define LWIP_DHCP to 1 if you want DHCP configuration ofinterfaces. DHCP is not implemented in lwIP 0.5.1, however, soturning this on does currently not work. */#define LWIP_DHCP1#define LWIP_DNS1 //added @.08.17/* Enable SO_RCVTIMEO processing. */#define LWIP_SO_RCVTIMEO 1 //added @.08.18#define DHCP_DOES_ARP_CHECK (LWIP_DHCP)/* ---------- UDP options ---------- */#define LWIP_UDP1#define UDP_TTL 255/* ---------- Statistics options ---------- */#define LWIP_STATS 0#define LWIP_PROVIDE_ERRNO 1/*------------------------------------------------ Checksum options ------------------------------------------------*//* The STM32F2x7 allows computing and verifying the IP, UDP, TCP and ICMP checksums by hardware:- To use this feature let the following define uncommented.- To disable it and process by CPU comment the the checksum.*/#define CHECKSUM_BY_HARDWARE 1#ifdef CHECKSUM_BY_HARDWARE/* CHECKSUM_GEN_IP==0: Generate checksums by hardware for outgoing IP packets.*/#define CHECKSUM_GEN_IP 0/* CHECKSUM_GEN_UDP==0: Generate checksums by hardware for outgoing UDP packets.*/#define CHECKSUM_GEN_UDP0/* CHECKSUM_GEN_TCP==0: Generate checksums by hardware for outgoing TCP packets.*/#define CHECKSUM_GEN_TCP0#define CHECKSUM_GEN_ICMP0 /* CHECKSUM_CHECK_IP==0: Check checksums by hardware for incoming IP packets.*/#define CHECKSUM_CHECK_IP0/* CHECKSUM_CHECK_UDP==0: Check checksums by hardware for incoming UDP packets.*/#define CHECKSUM_CHECK_UDP 0/* CHECKSUM_CHECK_TCP==0: Check checksums by hardware for incoming TCP packets.*/#define CHECKSUM_CHECK_TCP 0#else/* CHECKSUM_GEN_IP==1: Generate checksums in software for outgoing IP packets.*/#define CHECKSUM_GEN_IP 1/* CHECKSUM_GEN_UDP==1: Generate checksums in software for outgoing UDP packets.*/#define CHECKSUM_GEN_UDP1/* CHECKSUM_GEN_TCP==1: Generate checksums in software for outgoing TCP packets.*/#define CHECKSUM_GEN_TCP1#define CHECKSUM_GEN_ICMP1/* CHECKSUM_CHECK_IP==1: Check checksums in software for incoming IP packets.*/#define CHECKSUM_CHECK_IP1/* CHECKSUM_CHECK_UDP==1: Check checksums in software for incoming UDP packets.*/#define CHECKSUM_CHECK_UDP 1/* CHECKSUM_CHECK_TCP==1: Check checksums in software for incoming TCP packets.*/#define CHECKSUM_CHECK_TCP 1#endif/*-------------------------------------------------------- Sequential layer options --------------------------------------------------------*//*** LWIP_NETCONN==1: Enable Netconn API (require to use api_lib.c)*/#define LWIP_NETCONN1/*---------------------------------------------- Socket options ----------------------------------------------*//*** LWIP_SOCKET==1: Enable Socket API (require to use sockets.c)*/#define LWIP_SOCKET 1/*--------------------------------------------- DEBUG options ---------------------------------------------*/#define LWIP_DEBUG 0/*------------------------------------------- OS options -------------------------------------------*/#define TCPIP_THREAD_STACKSIZE1000#define TCPIP_MBOX_SIZE 5#define DEFAULT_UDP_RECVMBOX_SIZE 2000#define DEFAULT_TCP_RECVMBOX_SIZE 2000#define DEFAULT_ACCEPTMBOX_SIZE 2000#define DEFAULT_THREAD_STACKSIZE 500#define TCPIP_THREAD_PRIO(configMAX_PRIORITIES - 2)#endif /* __LWIPOPTS_H__ *//******************* (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

还有跟移植相关的部分代码在STM32_FreeRTOS_LwIP.rar\STM32_FreeRTOS_LwIP\lwip-1.4.1\src\include\arch目录下，把整个文件夹都复制过来：

放在我们的相应目录下，并把其中的sys_arch.c加入到IDE的third_party/LwIP组中。

此时编译一下，会出现一堆警告，其中一个是：

..\third_party\lwip-1.4.1\src\core\dns.c(241): warning: #223-D: function "LWIP_PLATFORM_DIAG" declared implicitly

这是LWIP_PLATFORM_DIAG这个宏没有定义的原因。

可以在third_party\lwip-1.4.1\src\include\lwip\debug.h这个文件中定义。

找到：

#define LWIP_DEBUGF(debug, message) do { \

这一行，在它前面加上：

#include <stdio.h>#define LWIP_PLATFORM_DIAG printf

并找到：

LWIP_PLATFORM_DIAG(message); \

修改为：

LWIP_PLATFORM_DIAG message ; \

再编译，出现错误：

..\third_party\lwip-1.4.1\src\include\lwip/sys.h(113): error: #20: identifier "sys_mutex_t" is undefined

解决方法是在

#if LWIP_COMPAT_MUTEX

前面定义这个宏：

#defineLWIP_COMPAT_MUTEX1

编译，通过。

这是LwIP协议栈的主体部分OK了，但是还没有跟FreeRTOS对接好，另外没有把网卡驱动搞定。下面一步步完成吧。

接下来，首先把网卡驱动搞定。这部分在STM32_FreeRTOS_LwIP.rar\STM32_FreeRTOS_LwIP\STM32_ETH_Driver下的源码基础上做修改。

把整个STM32_ETH_Driver文件夹复制到我们的项目根目录下，在IDE上添加一个组，命名为STM32_ETH_Driver，把项目中的STM32_ETH_Driver\src\stm32_eth.c加入到组中。

把..\STM32_ETH_Driver\inc加入包含路径中位置如图所示：

接下来要修改stm32_eth.h和stm32_eth.c。

stm32_eth.c主要是对网卡控制器进行操作，以对网卡芯片初始化。

stm32_eth.h：

/********************************************************************************* @file stm32_eth.h* @author MCD Application Team* @version V1.1.0* @date 11/20/* @brief This file contains all the functions prototypes for the Ethernet*firmware library.******************************************************************************* @copy** THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.** <h2><center>&copy; COPYRIGHT STMicroelectronics</center></h2>*//* Define to prevent recursive inclusion -------------------------------------*/#ifndef __STM32_ETH_H#define __STM32_ETH_H#ifdef __cplusplusextern "C" {#endif/* Includes ------------------------------------------------------------------*/#include "stm32f10x.h"/** @addtogroup STM32_ETH_Driver* @{*//** @defgroup ETH_Exported_Types* @{*//*** @brief ETH MAC Init structure definition* @note The user should not configure all the ETH_InitTypeDef structure's fields.* By calling the ETH_StructInit function the structure¡¯s fields are set to their default values.* Only the parameters that will be set to a non-default value should be configured.*/typedef struct {/*** @brief / * MAC*/uint32_t ETH_AutoNegotiation; /*!< Selects or not the AutoNegotiation mode for the external PHYThe AutoNegotiation allows an automatic setting of the Speed (10/100Mbps)and the mode (half/full-duplex).This parameter can be a value of @ref ETH_AutoNegotiation */uint32_t ETH_Watchdog; /*!< Selects or not the Watchdog timerWhen enabled, the MAC allows no more then 2048 bytes to be received.When disabled, the MAC can receive up to 16384 bytes.This parameter can be a value of @ref ETH_watchdog */uint32_t ETH_Jabber;/*!< Selects or not Jabber timerWhen enabled, the MAC allows no more then 2048 bytes to be sent.When disabled, the MAC can send up to 16384 bytes.This parameter can be a value of @ref ETH_Jabber */uint32_t ETH_InterFrameGap; /*!< Selects the minimum IFG between frames during transmissionThis parameter can be a value of @ref ETH_Inter_Frame_Gap */uint32_t ETH_CarrierSense; /*!< Selects or not the Carrier SenseThis parameter can be a value of @ref ETH_Carrier_Sense */uint32_t ETH_Speed; /*!< Sets the Ethernet speed: 10/100 MbpsThis parameter can be a value of @ref ETH_Speed */uint32_t ETH_ReceiveOwn;/*!< Selects or not the ReceiveOwnReceiveOwn allows the reception of frames when the TX_EN signal is assertedin Half-Duplex modeThis parameter can be a value of @ref ETH_Receive_Own */uint32_t ETH_LoopbackMode; /*!< Selects or not the internal MAC MII Loopback modeThis parameter can be a value of @ref ETH_Loop_Back_Mode */uint32_t ETH_Mode; /*!< Selects the MAC duplex mode: Half-Duplex or Full-Duplex modeThis parameter can be a value of @ref ETH_Duplex_Mode */uint32_t ETH_ChecksumOffload; /*!< Selects or not the IPv4 checksum checking for received frame payloads' TCP/UDP/ICMP headers.This parameter can be a value of @ref ETH_Checksum_Offload */uint32_t ETH_RetryTransmission; /*!< Selects or not the MAC attempt retries transmission, based on the settings of BL,when a colision occurs (Half-Duplex mode)This parameter can be a value of @ref ETH_Retry_Transmission */uint32_t ETH_AutomaticPadCRCStrip;/*!< Selects or not the Automatic MAC Pad/CRC StrippingThis parameter can be a value of @ref ETH_Automatic_Pad_CRC_Strip */uint32_t ETH_BackOffLimit; /*!< Selects the BackOff limit valueThis parameter can be a value of @ref ETH_Back_Off_Limit */uint32_t ETH_DeferralCheck; /*!< Selects or not the deferral check function (Half-Duplex mode)This parameter can be a value of @ref ETH_Deferral_Check */uint32_t ETH_ReceiveAll;/*!< Selects or not all frames reception by the MAC (No fitering)This parameter can be a value of @ref ETH_Receive_All */uint32_t ETH_SourceAddrFilter;/*!< Selects the Source Address Filter modeThis parameter can be a value of @ref ETH_Source_Addr_Filter */uint32_t ETH_PassControlFrames; /*!< Sets the forwarding mode of the control frames (including unicast and multicast PAUSE frames)This parameter can be a value of @ref ETH_Pass_Control_Frames */uint32_t ETH_BroadcastFramesReception; /*!< Selects or not the reception of Broadcast FramesThis parameter can be a value of @ref ETH_Broadcast_Frames_Reception */uint32_t ETH_DestinationAddrFilter;/*!< Sets the destination filter mode for both unicast and multicast framesThis parameter can be a value of @ref ETH_Destination_Addr_Filter */uint32_t ETH_PromiscuousMode; /*!< Selects or not the Promiscuous ModeThis parameter can be a value of @ref ETH_Promiscuous_Mode */uint32_t ETH_MulticastFramesFilter;/*!< Selects the Multicast Frames filter mode: None/HashTableFilter/PerfectFilter/PerfectHashTableFilterThis parameter can be a value of @ref ETH_Multicast_Frames_Filter */uint32_t ETH_UnicastFramesFilter; /*!< Selects the Unicast Frames filter mode: HashTableFilter/PerfectFilter/PerfectHashTableFilterThis parameter can be a value of @ref ETH_Unicast_Frames_Filter */uint32_t ETH_HashTableHigh; /*!< This field holds the higher 32 bits of Hash table. */uint32_t ETH_HashTableLow; /*!< This field holds the lower 32 bits of Hash table. */uint32_t ETH_PauseTime; /*!< This field holds the value to be used in the Pause Time field in thetransmit control frame */uint32_t ETH_ZeroQuantaPause; /*!< Selects or not the automatic generation of Zero-Quanta Pause Control framesThis parameter can be a value of @ref ETH_Zero_Quanta_Pause */uint32_t ETH_PauseLowThreshold; /*!< This field configures the threshold of the PAUSE to be checked forautomatic retransmission of PAUSE FrameThis parameter can be a value of @ref ETH_Pause_Low_Threshold */uint32_t ETH_UnicastPauseFrameDetect; /*!< Selects or not the MAC detection of the Pause frames (with MAC Address0unicast address and unique multicast address)This parameter can be a value of @ref ETH_Unicast_Pause_Frame_Detect */uint32_t ETH_ReceiveFlowControl; /*!< Enables or disables the MAC to decode the received Pause frame anddisable its transmitter for a specified time (Pause Time)This parameter can be a value of @ref ETH_Receive_Flow_Control */uint32_t ETH_TransmitFlowControl; /*!< Enables or disables the MAC to transmit Pause frames (Full-Duplex mode)or the MAC back-pressure operation (Half-Duplex mode)This parameter can be a value of @ref ETH_Transmit_Flow_Control */uint32_t ETH_VLANTagComparison; /*!< Selects the 12-bit VLAN identifier or the complete 16-bit VLAN tag forcomparison and filteringThis parameter can be a value of @ref ETH_VLAN_Tag_Comparison */uint32_t ETH_VLANTagIdentifier; /*!< Holds the VLAN tag identifier for receive frames *//*** @brief / * DMA*/uint32_t ETH_DropTCPIPChecksumErrorFrame; /*!< Selects or not the Dropping of TCP/IP Checksum Error FramesThis parameter can be a value of @ref ETH_Drop_TCP_IP_Checksum_Error_Frame */uint32_t ETH_ReceiveStoreForward; /*!< Enables or disables the Receive store and forward modeThis parameter can be a value of @ref ETH_Receive_Store_Forward */uint32_t ETH_FlushReceivedFrame;/*!< Enables or disables the flushing of received framesThis parameter can be a value of @ref ETH_Flush_Received_Frame */uint32_t ETH_TransmitStoreForward; /*!< Enables or disables Transmit store and forward modeThis parameter can be a value of @ref ETH_Transmit_Store_Forward */uint32_t ETH_TransmitThresholdControl; /*!< Selects or not the Transmit Threshold ControlThis parameter can be a value of @ref ETH_Transmit_Threshold_Control */uint32_t ETH_ForwardErrorFrames;/*!< Selects or not the forward to the DMA of erroneous framesThis parameter can be a value of @ref ETH_Forward_Error_Frames */uint32_t ETH_ForwardUndersizedGoodFrames; /*!< Enables or disables the Rx FIFO to forward Undersized frames (frames with no Errorand length less than 64 bytes) including pad-bytes and CRC)This parameter can be a value of @ref ETH_Forward_Undersized_Good_Frames */uint32_t ETH_ReceiveThresholdControl;/*!< Selects the threshold level of the Receive FIFOThis parameter can be a value of @ref ETH_Receive_Threshold_Control */uint32_t ETH_SecondFrameOperate;/*!< Selects or not the Operate on second frame mode, which allows the DMA to process a secondframe of Transmit data even before obtaining the status for the first frame.This parameter can be a value of @ref ETH_Second_Frame_Operate */uint32_t ETH_AddressAlignedBeats; /*!< Enables or disables the Address Aligned BeatsThis parameter can be a value of @ref ETH_Address_Aligned_Beats */uint32_t ETH_FixedBurst; /*!< Enables or disables the AHB Master interface fixed burst transfersThis parameter can be a value of @ref ETH_Fixed_Burst */uint32_t ETH_RxDMABurstLength; /*!< Indicates the maximum number of beats to be transferred in one Rx DMA transactionThis parameter can be a value of @ref ETH_Rx_DMA_Burst_Length */uint32_t ETH_TxDMABurstLength; /*!< Indicates sthe maximum number of beats to be transferred in one Tx DMA transactionThis parameter can be a value of @ref ETH_Tx_DMA_Burst_Length */uint32_t ETH_DescriptorSkipLength; /*!< Specifies the number of word to skip between two unchained descriptors (Ring mode) */uint32_t ETH_DMAArbitration; /*!< Selects the DMA Tx/Rx arbitrationThis parameter can be a value of @ref ETH_DMA_Arbitration */}ETH_InitTypeDef;/**--------------------------------------------------------------------------**//*** @brief DMA descriptors types*//**--------------------------------------------------------------------------**//*** @brief ETH DMA Desciptors data structure definition*/typedef struct {uint32_t Status;/*!< Status */uint32_t ControlBufferSize;/*!< Control and Buffer1, Buffer2 lengths */uint32_t Buffer1Addr; /*!< Buffer1 address pointer */uint32_t Buffer2NextDescAddr; /*!< Buffer2 or next descriptor address pointer */} ETH_DMADESCTypeDef;/*** @}*//** @defgroup ETH_Exported_Constants* @{*//**--------------------------------------------------------------------------**//*** @briefETH Frames defines*//**--------------------------------------------------------------------------**//** @defgroup ENET_Buffers_setting* @{*/#define ETH_MAX_PACKET_SIZE 1520 /*!< ETH_HEADER + ETH_EXTRA + MAX_ETH_PAYLOAD + ETH_CRC */#define ETH_HEADER14 /*!< 6 byte Dest addr, 6 byte Src addr, 2 byte length/type */#define ETH_CRC 4 /*!< Ethernet CRC */#define ETH_EXTRA 2 /*!< Extra bytes in some cases */#define VLAN_TAG 4 /*!< optional 802.1q VLAN Tag */#define MIN_ETH_PAYLOAD46 /*!< Minimum Ethernet payload size */#define MAX_ETH_PAYLOAD 1500 /*!< Maximum Ethernet payload size */#define JUMBO_FRAME_PAYLOAD 9000 /*!< Jumbo frame payload size *//**--------------------------------------------------------------------------**//*** @brief Ethernet DMA descriptors registers bits definition*//**--------------------------------------------------------------------------**//**@codeDMA Tx Desciptor-----------------------------------------------------------------------------------------------TDES0 | OWN(31) | CTRL[30:26] | Reserved[25:24] | CTRL[23:20] | Reserved[19:17] | Status[16:0] |-----------------------------------------------------------------------------------------------TDES1 | Reserved[31:29] | Buffer2 ByteCount[28:16] | Reserved[15:13] | Buffer1 ByteCount[12:0] |-----------------------------------------------------------------------------------------------TDES2 |Buffer1 Address [31:0] |-----------------------------------------------------------------------------------------------TDES3 | Buffer2 Address [31:0] / Next Desciptor Address [31:0]|-----------------------------------------------------------------------------------------------@endcode*//*** @brief Bit definition of TDES0 register: DMA Tx descriptor status register*/#define ETH_DMATxDesc_OWN ((uint32_t)0x80000000) /*!< OWN bit: descriptor is owned by DMA engine */#define ETH_DMATxDesc_IC ((uint32_t)0x40000000) /*!< Interrupt on Completion */#define ETH_DMATxDesc_LS ((uint32_t)0x20000000) /*!< Last Segment */#define ETH_DMATxDesc_FS ((uint32_t)0x10000000) /*!< First Segment */#define ETH_DMATxDesc_DC ((uint32_t)0x08000000) /*!< Disable CRC */#define ETH_DMATxDesc_DP ((uint32_t)0x04000000) /*!< Disable Padding */#define ETH_DMATxDesc_TTSE((uint32_t)0x02000000) /*!< Transmit Time Stamp Enable */#define ETH_DMATxDesc_CIC ((uint32_t)0x00C00000) /*!< Checksum Insertion Control: 4 cases */#define ETH_DMATxDesc_CIC_ByPass ((uint32_t)0x00000000) /*!< Do Nothing: Checksum Engine is bypassed */#define ETH_DMATxDesc_CIC_IPV4Header((uint32_t)0x00400000) /*!< IPV4 header Checksum Insertion */#define ETH_DMATxDesc_CIC_TCPUDPICMP_Segment ((uint32_t)0x00800000) /*!< TCP/UDP/ICMP Checksum Insertion calculated over segment only */#define ETH_DMATxDesc_CIC_TCPUDPICMP_Full((uint32_t)0x00C00000) /*!< TCP/UDP/ICMP Checksum Insertion fully calculated */#define ETH_DMATxDesc_TER ((uint32_t)0x00200000) /*!< Transmit End of Ring */#define ETH_DMATxDesc_TCH ((uint32_t)0x00100000) /*!< Second Address Chained */#define ETH_DMATxDesc_TTSS((uint32_t)0x00020000) /*!< Tx Time Stamp Status */#define ETH_DMATxDesc_IHE ((uint32_t)0x00010000) /*!< IP Header Error */#define ETH_DMATxDesc_ES ((uint32_t)0x00008000) /*!< Error summary: OR of the following bits: UE || ED || EC || LCO || NC || LCA || FF || JT */#define ETH_DMATxDesc_JT ((uint32_t)0x00004000) /*!< Jabber Timeout */#define ETH_DMATxDesc_FF ((uint32_t)0x00002000) /*!< Frame Flushed: DMA/MTL flushed the frame due to SW flush */#define ETH_DMATxDesc_PCE ((uint32_t)0x00001000) /*!< Payload Checksum Error */#define ETH_DMATxDesc_LCA ((uint32_t)0x00000800) /*!< Loss of Carrier: carrier lost during tramsmission */#define ETH_DMATxDesc_NC ((uint32_t)0x00000400) /*!< No Carrier: no carrier signal from the tranceiver */#define ETH_DMATxDesc_LCO ((uint32_t)0x00000200) /*!< Late Collision: transmission aborted due to collision */#define ETH_DMATxDesc_EC ((uint32_t)0x00000100) /*!< Excessive Collision: transmission aborted after 16 collisions */#define ETH_DMATxDesc_VF ((uint32_t)0x00000080) /*!< VLAN Frame */#define ETH_DMATxDesc_CC ((uint32_t)0x00000078) /*!< Collision Count */#define ETH_DMATxDesc_ED ((uint32_t)0x00000004) /*!< Excessive Deferral */#define ETH_DMATxDesc_UF ((uint32_t)0x00000002) /*!< Underflow Error: late data arrival from the memory */#define ETH_DMATxDesc_DB ((uint32_t)0x00000001) /*!< Deferred Bit *//*** @brief Bit definition of TDES1 register*/#define ETH_DMATxDesc_TBS2 ((uint32_t)0x1FFF0000) /*!< Transmit Buffer2 Size */#define ETH_DMATxDesc_TBS1 ((uint32_t)0x00001FFF) /*!< Transmit Buffer1 Size *//*** @brief Bit definition of TDES2 register*/#define ETH_DMATxDesc_B1AP ((uint32_t)0xFFFFFFFF) /*!< Buffer1 Address Pointer *//*** @brief Bit definition of TDES3 register*/#define ETH_DMATxDesc_B2AP ((uint32_t)0xFFFFFFFF) /*!< Buffer2 Address Pointer *//*** @}*//** @defgroup DMA_Rx_descriptor* @{*//**@codeDMA Rx Desciptor--------------------------------------------------------------------------------------------------------------------RDES0 | OWN(31) |Status [30:0] |---------------------------------------------------------------------------------------------------------------------RDES1 | CTRL(31) | Reserved[30:29] | Buffer2 ByteCount[28:16] | CTRL[15:14] | Reserved(13) | Buffer1 ByteCount[12:0] |---------------------------------------------------------------------------------------------------------------------RDES2 | Buffer1 Address [31:0] |---------------------------------------------------------------------------------------------------------------------RDES3 |Buffer2 Address [31:0] / Next Desciptor Address [31:0]|---------------------------------------------------------------------------------------------------------------------@endcode*//*** @brief Bit definition of RDES0 register: DMA Rx descriptor status register*/#define ETH_DMARxDesc_OWN ((uint32_t)0x80000000) /*!< OWN bit: descriptor is owned by DMA engine */#define ETH_DMARxDesc_AFM ((uint32_t)0x40000000) /*!< DA Filter Fail for the rx frame */#define ETH_DMARxDesc_FL((uint32_t)0x3FFF0000) /*!< Receive descriptor frame length */#define ETH_DMARxDesc_ES((uint32_t)0x00008000) /*!< Error summary: OR of the following bits: DE || OE || IPC || LC || RWT || RE || CE */#define ETH_DMARxDesc_DE((uint32_t)0x00004000) /*!< Desciptor error: no more descriptors for receive frame */#define ETH_DMARxDesc_SAF ((uint32_t)0x00002000) /*!< SA Filter Fail for the received frame */#define ETH_DMARxDesc_LE((uint32_t)0x00001000) /*!< Frame size not matching with length field */#define ETH_DMARxDesc_OE((uint32_t)0x00000800) /*!< Overflow Error: Frame was damaged due to buffer overflow */#define ETH_DMARxDesc_VLAN ((uint32_t)0x00000400) /*!< VLAN Tag: received frame is a VLAN frame */#define ETH_DMARxDesc_FS((uint32_t)0x00000200) /*!< First descriptor of the frame */#define ETH_DMARxDesc_LS((uint32_t)0x00000100) /*!< Last descriptor of the frame */#define ETH_DMARxDesc_IPV4HCE((uint32_t)0x00000080) /*!< IPC Checksum Error: Rx Ipv4 header checksum error */#define ETH_DMARxDesc_LC((uint32_t)0x00000040) /*!< Late collision occurred during reception */#define ETH_DMARxDesc_FT((uint32_t)0x00000020) /*!< Frame type - Ethernet, otherwise 802.3 */#define ETH_DMARxDesc_RWT ((uint32_t)0x00000010) /*!< Receive Watchdog Timeout: watchdog timer expired during reception */#define ETH_DMARxDesc_RE((uint32_t)0x00000008) /*!< Receive error: error reported by MII interface */#define ETH_DMARxDesc_DBE ((uint32_t)0x00000004) /*!< Dribble bit error: frame contains non int multiple of 8 bits */#define ETH_DMARxDesc_CE((uint32_t)0x00000002) /*!< CRC error */#define ETH_DMARxDesc_MAMPCE((uint32_t)0x00000001) /*!< Rx MAC Address/Payload Checksum Error: Rx MAC address matched/ Rx Payload Checksum Error *//*** @brief Bit definition of RDES1 register*/#define ETH_DMARxDesc_DIC ((uint32_t)0x80000000) /*!< Disable Interrupt on Completion */#define ETH_DMARxDesc_RBS2 ((uint32_t)0x1FFF0000) /*!< Receive Buffer2 Size */#define ETH_DMARxDesc_RER ((uint32_t)0x00008000) /*!< Receive End of Ring */#define ETH_DMARxDesc_RCH ((uint32_t)0x00004000) /*!< Second Address Chained */#define ETH_DMARxDesc_RBS1 ((uint32_t)0x00001FFF) /*!< Receive Buffer1 Size *//*** @brief Bit definition of RDES2 register*/#define ETH_DMARxDesc_B1AP ((uint32_t)0xFFFFFFFF) /*!< Buffer1 Address Pointer *//*** @brief Bit definition of RDES3 register*/#define ETH_DMARxDesc_B2AP ((uint32_t)0xFFFFFFFF) /*!< Buffer2 Address Pointer *//**--------------------------------------------------------------------------**//*** @brief Desciption of common PHY registers*//**--------------------------------------------------------------------------**//*** @}*//** @defgroup PHY_Read_write_Timeouts* @{*/#define PHY_READ_TO ((uint32_t)0x0004FFFF)#define PHY_WRITE_TO((uint32_t)0x0004FFFF)/*** @}*//** @defgroup PHY_Reset_Delay* @{*/#define PHY_ResetDelay ((uint32_t)0x000FFFFF)/*** @}*//** @defgroup PHY_Config_Delay* @{*/#define PHY_ConfigDelay ((uint32_t)0x00FFFFFF)/*** @}*//** @defgroup PHY_Register_address* @{*/#define PHY_BCR0/*!< Tranceiver Basic Control Register */#define PHY_BSR1/*!< Tranceiver Basic Status Register *//*** @}*//** @defgroup PHY_basic_Control_register* @{*/#define PHY_Reset ((u16)0x8000)/*!< PHY Reset */#define PHY_Loopback((u16)0x4000)/*!< Select loop-back mode */#define PHY_FULLDUPLEX_100M ((u16)0x2100)/*!< Set the full-duplex mode at 100 Mb/s */#define PHY_HALFDUPLEX_100M ((u16)0x2000)/*!< Set the half-duplex mode at 100 Mb/s */#define PHY_FULLDUPLEX_10M ((u16)0x0100)/*!< Set the full-duplex mode at 10 Mb/s */#define PHY_HALFDUPLEX_10M ((u16)0x0000)/*!< Set the half-duplex mode at 10 Mb/s */#define PHY_AutoNegotiation ((u16)0x1000)/*!< Enable auto-negotiation function */#define PHY_Restart_AutoNegotiation((u16)0x0200)/*!< Restart auto-negotiation function */#define PHY_Powerdown ((u16)0x0800)/*!< Select the power down mode */#define PHY_Isolate ((u16)0x0400)/*!< Isolate PHY from MII *//*** @}*//** @defgroup PHY_basic_status_register* @{*/#define PHY_AutoNego_Complete ((u16)0x0020)/*!< Auto-Negotioation process completed */#define PHY_Linked_Status((u16)0x0004)/*!< Valid link established */#define PHY_Jabber_detection ((u16)0x0002)/*!< Jabber condition detected *//*** @}*//** @defgroup PHY_status_register* @{*//* The PHY status register value change from a PHY to another so the user haveto update this value depending on the used external PHY *//*** @brief For LAN8700*///#define PHY_SR 31 /*!< Tranceiver Status Register *//*** @brief For DP83848*/#define PHY_SR 16/*!< Tranceiver Status Register *//* The Speed and Duplex mask values change from a PHY to another so the user have to updatethis value depending on the used external PHY *//*** @brief For LAN8700*///#define PHY_Speed_Status ((u16)0x0004) /*!< Configured information of Speed: 10Mbps *///#define PHY_Duplex_Status ((u16)0x0010) /*!< Configured information of Duplex: Full-duplex *//*** @brief For DP83848*/#define PHY_Speed_Status ((u16)0x0002) /*!< Configured information of Speed: 10Mbps */#define PHY_Duplex_Status ((u16)0x0004) /*!< Configured information of Duplex: Full-duplex */#define IS_ETH_PHY_ADDRESS(ADDRESS) ((ADDRESS) <= 0x1F)#define IS_ETH_PHY_REG(REG) (REG <= 0x1F)/**--------------------------------------------------------------------------**//*** @brief MAC defines*//**--------------------------------------------------------------------------**//*** @}*//** @defgroup ETH_AutoNegotiation* @{*/#define ETH_AutoNegotiation_Enable((uint32_t)0x00000001)#define ETH_AutoNegotiation_Disable ((uint32_t)0x00000000)#define IS_ETH_AUTONEGOTIATION(CMD) (((CMD) == ETH_AutoNegotiation_Enable) || \((CMD) == ETH_AutoNegotiation_Disable))/*** @}*//** @defgroup ETH_watchdog* @{*/#define ETH_Watchdog_Enable ((uint32_t)0x00000000)#define ETH_Watchdog_Disable((uint32_t)0x00800000)#define IS_ETH_WATCHDOG(CMD) (((CMD) == ETH_Watchdog_Enable) || \((CMD) == ETH_Watchdog_Disable))/*** @}*//** @defgroup ETH_Jabber* @{*/#define ETH_Jabber_Enable ((uint32_t)0x00000000)#define ETH_Jabber_Disable ((uint32_t)0x00400000)#define IS_ETH_JABBER(CMD) (((CMD) == ETH_Jabber_Enable) || \((CMD) == ETH_Jabber_Disable))/*** @}*//** @defgroup ETH_Inter_Frame_Gap* @{*/#define ETH_InterFrameGap_96Bit ((uint32_t)0x00000000) /*!< minimum IFG between frames during transmission is 96Bit */#define ETH_InterFrameGap_88Bit ((uint32_t)0x00020000) /*!< minimum IFG between frames during transmission is 88Bit */#define ETH_InterFrameGap_80Bit ((uint32_t)0x00040000) /*!< minimum IFG between frames during transmission is 80Bit */#define ETH_InterFrameGap_72Bit ((uint32_t)0x00060000) /*!< minimum IFG between frames during transmission is 72Bit */#define ETH_InterFrameGap_64Bit ((uint32_t)0x00080000) /*!< minimum IFG between frames during transmission is 64Bit */#define ETH_InterFrameGap_56Bit ((uint32_t)0x000A0000) /*!< minimum IFG between frames during transmission is 56Bit */#define ETH_InterFrameGap_48Bit ((uint32_t)0x000C0000) /*!< minimum IFG between frames during transmission is 48Bit */#define ETH_InterFrameGap_40Bit ((uint32_t)0x000E0000) /*!< minimum IFG between frames during transmission is 40Bit */#define IS_ETH_INTER_FRAME_GAP(GAP) (((GAP) == ETH_InterFrameGap_96Bit) || \((GAP) == ETH_InterFrameGap_88Bit) || \((GAP) == ETH_InterFrameGap_80Bit) || \((GAP) == ETH_InterFrameGap_72Bit) || \((GAP) == ETH_InterFrameGap_64Bit) || \((GAP) == ETH_InterFrameGap_56Bit) || \((GAP) == ETH_InterFrameGap_48Bit) || \((GAP) == ETH_InterFrameGap_40Bit))/*** @}*//** @defgroup ETH_Carrier_Sense* @{*/#define ETH_CarrierSense_Enable ((uint32_t)0x00000000)#define ETH_CarrierSense_Disable ((uint32_t)0x00010000)#define IS_ETH_CARRIER_SENSE(CMD) (((CMD) == ETH_CarrierSense_Enable) || \((CMD) == ETH_CarrierSense_Disable))/*** @}*//** @defgroup ETH_Speed* @{*/#define ETH_Speed_10M ((uint32_t)0x00000000)#define ETH_Speed_100M ((uint32_t)0x00004000)#define IS_ETH_SPEED(SPEED) (((SPEED) == ETH_Speed_10M) || \((SPEED) == ETH_Speed_100M))/*** @}*//** @defgroup ETH_Receive_Own* @{*/#define ETH_ReceiveOwn_Enable((uint32_t)0x00000000)#define ETH_ReceiveOwn_Disable ((uint32_t)0x00002000)#define IS_ETH_RECEIVE_OWN(CMD) (((CMD) == ETH_ReceiveOwn_Enable) || \((CMD) == ETH_ReceiveOwn_Disable))/*** @}*//** @defgroup ETH_Loop_Back_Mode* @{*/#define ETH_LoopbackMode_Enable ((uint32_t)0x00001000)#define ETH_LoopbackMode_Disable ((uint32_t)0x00000000)#define IS_ETH_LOOPBACK_MODE(CMD) (((CMD) == ETH_LoopbackMode_Enable) || \((CMD) == ETH_LoopbackMode_Disable))/*** @}*//** @defgroup ETH_Duplex_Mode* @{*/#define ETH_Mode_FullDuplex ((uint32_t)0x00000800)#define ETH_Mode_HalfDuplex ((uint32_t)0x00000000)#define IS_ETH_DUPLEX_MODE(MODE) (((MODE) == ETH_Mode_FullDuplex) || \((MODE) == ETH_Mode_HalfDuplex))/*** @}*//** @defgroup ETH_Checksum_Offload* @{*/#define ETH_ChecksumOffload_Enable((uint32_t)0x00000400)#define ETH_ChecksumOffload_Disable ((uint32_t)0x00000000)#define IS_ETH_CHECKSUM_OFFLOAD(CMD) (((CMD) == ETH_ChecksumOffload_Enable) || \((CMD) == ETH_ChecksumOffload_Disable))/*** @}*//** @defgroup ETH_Retry_Transmission* @{*/#define ETH_RetryTransmission_Enable ((uint32_t)0x00000000)#define ETH_RetryTransmission_Disable ((uint32_t)0x00000200)#define IS_ETH_RETRY_TRANSMISSION(CMD) (((CMD) == ETH_RetryTransmission_Enable) || \((CMD) == ETH_RetryTransmission_Disable))/*** @}*//** @defgroup ETH_Automatic_Pad_CRC_Strip* @{*/#define ETH_AutomaticPadCRCStrip_Enable((uint32_t)0x00000080)#define ETH_AutomaticPadCRCStrip_Disable ((uint32_t)0x00000000)#define IS_ETH_AUTOMATIC_PADCRC_STRIP(CMD) (((CMD) == ETH_AutomaticPadCRCStrip_Enable) || \((CMD) == ETH_AutomaticPadCRCStrip_Disable))/*** @}*//** @defgroup ETH_Back_Off_Limit* @{*/#define ETH_BackOffLimit_10 ((uint32_t)0x00000000)#define ETH_BackOffLimit_8 ((uint32_t)0x00000020)#define ETH_BackOffLimit_4 ((uint32_t)0x00000040)#define ETH_BackOffLimit_1 ((uint32_t)0x00000060)#define IS_ETH_BACKOFF_LIMIT(LIMIT) (((LIMIT) == ETH_BackOffLimit_10) || \((LIMIT) == ETH_BackOffLimit_8) || \((LIMIT) == ETH_BackOffLimit_4) || \((LIMIT) == ETH_BackOffLimit_1))/*** @}*//** @defgroup ETH_Deferral_Check* @{*/#define ETH_DeferralCheck_Enable ((uint32_t)0x00000010)#define ETH_DeferralCheck_Disable((uint32_t)0x00000000)#define IS_ETH_DEFERRAL_CHECK(CMD) (((CMD) == ETH_DeferralCheck_Enable) || \((CMD) == ETH_DeferralCheck_Disable))/*** @}*//** @defgroup ETH_Receive_All* @{*/#define ETH_ReceiveAll_Enable((uint32_t)0x80000000)#define ETH_ReceiveAll_Disable ((uint32_t)0x00000000)#define IS_ETH_RECEIVE_ALL(CMD) (((CMD) == ETH_ReceiveAll_Enable) || \((CMD) == ETH_ReceiveAll_Disable))/*** @}*//** @defgroup ETH_Source_Addr_Filter* @{*/#define ETH_SourceAddrFilter_Normal_Enable ((uint32_t)0x00000200)#define ETH_SourceAddrFilter_Inverse_Enable((uint32_t)0x00000300)#define ETH_SourceAddrFilter_Disable ((uint32_t)0x00000000)#define IS_ETH_SOURCE_ADDR_FILTER(CMD) (((CMD) == ETH_SourceAddrFilter_Normal_Enable) || \((CMD) == ETH_SourceAddrFilter_Inverse_Enable) || \((CMD) == ETH_SourceAddrFilter_Disable))/*** @}*//** @defgroup ETH_Pass_Control_Frames* @{*/#define ETH_PassControlFrames_BlockAll((uint32_t)0x00000040) /*!< MAC filters all control frames from reaching the application */#define ETH_PassControlFrames_ForwardAll ((uint32_t)0x00000080) /*!< MAC forwards all control frames to application even if they fail the Address Filter */#define ETH_PassControlFrames_ForwardPassedAddrFilter ((uint32_t)0x000000C0) /*!< MAC forwards control frames that pass the Address Filter. */#define IS_ETH_CONTROL_FRAMES(PASS) (((PASS) == ETH_PassControlFrames_BlockAll) || \((PASS) == ETH_PassControlFrames_ForwardAll) || \((PASS) == ETH_PassControlFrames_ForwardPassedAddrFilter))/*** @}*//** @defgroup ETH_Broadcast_Frames_Reception* @{*/#define ETH_BroadcastFramesReception_Enable((uint32_t)0x00000000)#define ETH_BroadcastFramesReception_Disable((uint32_t)0x00000020)#define IS_ETH_BROADCAST_FRAMES_RECEPTION(CMD) (((CMD) == ETH_BroadcastFramesReception_Enable) || \((CMD) == ETH_BroadcastFramesReception_Disable))/*** @}*//** @defgroup ETH_Destination_Addr_Filter* @{*/#define ETH_DestinationAddrFilter_Normal ((uint32_t)0x00000000)#define ETH_DestinationAddrFilter_Inverse ((uint32_t)0x00000008)#define IS_ETH_DESTINATION_ADDR_FILTER(FILTER) (((FILTER) == ETH_DestinationAddrFilter_Normal) || \((FILTER) == ETH_DestinationAddrFilter_Inverse))/*** @}*//** @defgroup ETH_Promiscuous_Mode* @{*/#define ETH_PromiscuousMode_Enable((uint32_t)0x00000001)#define ETH_PromiscuousMode_Disable ((uint32_t)0x00000000)#define IS_ETH_PROMISCUOUS_MODE(CMD) (((CMD) == ETH_PromiscuousMode_Enable) || \((CMD) == ETH_PromiscuousMode_Disable))/*** @}*//** @defgroup ETH_Multicast_Frames_Filter* @{*/#define ETH_MulticastFramesFilter_PerfectHashTable ((uint32_t)0x00000404)#define ETH_MulticastFramesFilter_HashTable ((uint32_t)0x00000004)#define ETH_MulticastFramesFilter_Perfect ((uint32_t)0x00000000)#define ETH_MulticastFramesFilter_None((uint32_t)0x00000010)#define IS_ETH_MULTICAST_FRAMES_FILTER(FILTER) (((FILTER) == ETH_MulticastFramesFilter_PerfectHashTable) || \((FILTER) == ETH_MulticastFramesFilter_HashTable) || \((FILTER) == ETH_MulticastFramesFilter_Perfect) || \((FILTER) == ETH_MulticastFramesFilter_None))/*** @}*//** @defgroup ETH_Unicast_Frames_Filter* @{*/#define ETH_UnicastFramesFilter_PerfectHashTable ((uint32_t)0x00000402)#define ETH_UnicastFramesFilter_HashTable ((uint32_t)0x00000002)#define ETH_UnicastFramesFilter_Perfect((uint32_t)0x00000000)#define IS_ETH_UNICAST_FRAMES_FILTER(FILTER) (((FILTER) == ETH_UnicastFramesFilter_PerfectHashTable) || \((FILTER) == ETH_UnicastFramesFilter_HashTable) || \((FILTER) == ETH_UnicastFramesFilter_Perfect))/*** @}*//** @defgroup ETH_Pause_Time* @{*/#define IS_ETH_PAUSE_TIME(TIME) ((TIME) <= 0xFFFF)/*** @}*//** @defgroup ETH_Zero_Quanta_Pause* @{*/#define ETH_ZeroQuantaPause_Enable((uint32_t)0x00000000)#define ETH_ZeroQuantaPause_Disable ((uint32_t)0x00000080)#define IS_ETH_ZEROQUANTA_PAUSE(CMD) (((CMD) == ETH_ZeroQuantaPause_Enable) || \((CMD) == ETH_ZeroQuantaPause_Disable))/*** @}*//** @defgroup ETH_Pause_Low_Threshold* @{*/#define ETH_PauseLowThreshold_Minus4 ((uint32_t)0x00000000) /*!< Pause time minus 4 slot times */#define ETH_PauseLowThreshold_Minus28 ((uint32_t)0x00000010) /*!< Pause time minus 28 slot times */#define ETH_PauseLowThreshold_Minus144((uint32_t)0x00000020) /*!< Pause time minus 144 slot times */#define ETH_PauseLowThreshold_Minus256((uint32_t)0x00000030) /*!< Pause time minus 256 slot times */#define IS_ETH_PAUSE_LOW_THRESHOLD(THRESHOLD) (((THRESHOLD) == ETH_PauseLowThreshold_Minus4) || \((THRESHOLD) == ETH_PauseLowThreshold_Minus28) || \((THRESHOLD) == ETH_PauseLowThreshold_Minus144) || \((THRESHOLD) == ETH_PauseLowThreshold_Minus256))/*** @}*//** @defgroup ETH_Unicast_Pause_Frame_Detect* @{*/#define ETH_UnicastPauseFrameDetect_Enable ((uint32_t)0x00000008)#define ETH_UnicastPauseFrameDetect_Disable ((uint32_t)0x00000000)#define IS_ETH_UNICAST_PAUSE_FRAME_DETECT(CMD) (((CMD) == ETH_UnicastPauseFrameDetect_Enable) || \((CMD) == ETH_UnicastPauseFrameDetect_Disable))/*** @}*//** @defgroup ETH_Receive_Flow_Control* @{*/#define ETH_ReceiveFlowControl_Enable ((uint32_t)0x00000004)#define ETH_ReceiveFlowControl_Disable((uint32_t)0x00000000)#define IS_ETH_RECEIVE_FLOWCONTROL(CMD) (((CMD) == ETH_ReceiveFlowControl_Enable) || \((CMD) == ETH_ReceiveFlowControl_Disable))/*** @}*//** @defgroup ETH_Transmit_Flow_Control* @{*/#define ETH_TransmitFlowControl_Enable((uint32_t)0x00000002)#define ETH_TransmitFlowControl_Disable((uint32_t)0x00000000)#define IS_ETH_TRANSMIT_FLOWCONTROL(CMD) (((CMD) == ETH_TransmitFlowControl_Enable) || \((CMD) == ETH_TransmitFlowControl_Disable))/*** @}*//** @defgroup ETH_VLAN_Tag_Comparison* @{*/#define ETH_VLANTagComparison_12Bit ((uint32_t)0x00010000)#define ETH_VLANTagComparison_16Bit ((uint32_t)0x00000000)#define IS_ETH_VLAN_TAG_COMPARISON(COMPARISON) (((COMPARISON) == ETH_VLANTagComparison_12Bit) || \((COMPARISON) == ETH_VLANTagComparison_16Bit))#define IS_ETH_VLAN_TAG_IDENTIFIER(IDENTIFIER) ((IDENTIFIER) <= 0xFFFF)/*** @}*//** @defgroup ETH_MAC_Flags* @{*/#define ETH_MAC_FLAG_TST((uint32_t)0x00000200) /*!< Time stamp trigger flag (on MAC) */#define ETH_MAC_FLAG_MMCT ((uint32_t)0x00000040) /*!< MMC transmit flag */#define ETH_MAC_FLAG_MMCR ((uint32_t)0x00000020) /*!< MMC receive flag */#define ETH_MAC_FLAG_MMC((uint32_t)0x00000010) /*!< MMC flag (on MAC) */#define ETH_MAC_FLAG_PMT((uint32_t)0x00000008) /*!< PMT flag (on MAC) */#define IS_ETH_MAC_GET_FLAG(FLAG) (((FLAG) == ETH_MAC_FLAG_TST) || ((FLAG) == ETH_MAC_FLAG_MMCT) || \((FLAG) == ETH_MAC_FLAG_MMCR) || ((FLAG) == ETH_MAC_FLAG_MMC) || \((FLAG) == ETH_MAC_FLAG_PMT))/*** @}*//** @defgroup ETH_MAC_Interrupts* @{*/#define ETH_MAC_IT_TST ((uint32_t)0x00000200) /*!< Time stamp trigger interrupt (on MAC) */#define ETH_MAC_IT_MMCT((uint32_t)0x00000040) /*!< MMC transmit interrupt */#define ETH_MAC_IT_MMCR((uint32_t)0x00000020) /*!< MMC receive interrupt */#define ETH_MAC_IT_MMC ((uint32_t)0x00000010) /*!< MMC interrupt (on MAC) */#define ETH_MAC_IT_PMT ((uint32_t)0x00000008) /*!< PMT interrupt (on MAC) */#define IS_ETH_MAC_IT(IT) ((((IT) & (uint32_t)0xFFFFFDF7) == 0x00) && ((IT) != 0x00))#define IS_ETH_MAC_GET_IT(IT) (((IT) == ETH_MAC_IT_TST) || ((IT) == ETH_MAC_IT_MMCT) || \((IT) == ETH_MAC_IT_MMCR) || ((IT) == ETH_MAC_IT_MMC) || \((IT) == ETH_MAC_IT_PMT))/*** @}*//** @defgroup ETH_MAC_addresses* @{*/#define ETH_MAC_Address0((uint32_t)0x00000000)#define ETH_MAC_Address1((uint32_t)0x00000008)#define ETH_MAC_Address2((uint32_t)0x00000010)#define ETH_MAC_Address3((uint32_t)0x00000018)#define IS_ETH_MAC_ADDRESS0123(ADDRESS) (((ADDRESS) == ETH_MAC_Address0) || \((ADDRESS) == ETH_MAC_Address1) || \((ADDRESS) == ETH_MAC_Address2) || \((ADDRESS) == ETH_MAC_Address3))#define IS_ETH_MAC_ADDRESS123(ADDRESS) (((ADDRESS) == ETH_MAC_Address1) || \((ADDRESS) == ETH_MAC_Address2) || \((ADDRESS) == ETH_MAC_Address3))/*** @}*//** @defgroup ETH_MAC_addresses_filter_SA_DA_filed_of_received_frames* @{*/#define ETH_MAC_AddressFilter_SA ((uint32_t)0x00000000)#define ETH_MAC_AddressFilter_DA ((uint32_t)0x00000008)#define IS_ETH_MAC_ADDRESS_FILTER(FILTER) (((FILTER) == ETH_MAC_AddressFilter_SA) || \((FILTER) == ETH_MAC_AddressFilter_DA))/*** @}*//** @defgroup ETH_MAC_addresses_filter_Mask_bytes* @{*/#define ETH_MAC_AddressMask_Byte6((uint32_t)0x20000000) /*!< Mask MAC Address high reg bits [15:8] */#define ETH_MAC_AddressMask_Byte5((uint32_t)0x10000000) /*!< Mask MAC Address high reg bits [7:0] */#define ETH_MAC_AddressMask_Byte4((uint32_t)0x08000000) /*!< Mask MAC Address low reg bits [31:24] */#define ETH_MAC_AddressMask_Byte3((uint32_t)0x04000000) /*!< Mask MAC Address low reg bits [23:16] */#define ETH_MAC_AddressMask_Byte2((uint32_t)0x02000000) /*!< Mask MAC Address low reg bits [15:8] */#define ETH_MAC_AddressMask_Byte1((uint32_t)0x01000000) /*!< Mask MAC Address low reg bits [70] */#define IS_ETH_MAC_ADDRESS_MASK(MASK) (((MASK) == ETH_MAC_AddressMask_Byte6) || \((MASK) == ETH_MAC_AddressMask_Byte5) || \((MASK) == ETH_MAC_AddressMask_Byte4) || \((MASK) == ETH_MAC_AddressMask_Byte3) || \((MASK) == ETH_MAC_AddressMask_Byte2) || \((MASK) == ETH_MAC_AddressMask_Byte1))/**--------------------------------------------------------------------------**//*** @brief Ethernet DMA Desciptors defines*//**--------------------------------------------------------------------------**//*** @}*//** @defgroup ETH_DMA_Tx_descriptor_flags* @{*/#define IS_ETH_DMATxDESC_GET_FLAG(FLAG) (((FLAG) == ETH_DMATxDesc_OWN) || \((FLAG) == ETH_DMATxDesc_IC) || \((FLAG) == ETH_DMATxDesc_LS) || \((FLAG) == ETH_DMATxDesc_FS) || \((FLAG) == ETH_DMATxDesc_DC) || \((FLAG) == ETH_DMATxDesc_DP) || \((FLAG) == ETH_DMATxDesc_TTSE) || \((FLAG) == ETH_DMATxDesc_TER) || \((FLAG) == ETH_DMATxDesc_TCH) || \((FLAG) == ETH_DMATxDesc_TTSS) || \((FLAG) == ETH_DMATxDesc_IHE) || \((FLAG) == ETH_DMATxDesc_ES) || \((FLAG) == ETH_DMATxDesc_JT) || \((FLAG) == ETH_DMATxDesc_FF) || \((FLAG) == ETH_DMATxDesc_PCE) || \((FLAG) == ETH_DMATxDesc_LCA) || \((FLAG) == ETH_DMATxDesc_NC) || \((FLAG) == ETH_DMATxDesc_LCO) || \((FLAG) == ETH_DMATxDesc_EC) || \((FLAG) == ETH_DMATxDesc_VF) || \((FLAG) == ETH_DMATxDesc_CC) || \((FLAG) == ETH_DMATxDesc_ED) || \((FLAG) == ETH_DMATxDesc_UF) || \((FLAG) == ETH_DMATxDesc_DB))/*** @}*//** @defgroup ETH_DMA_Tx_descriptor_segment* @{*/#define ETH_DMATxDesc_LastSegment((uint32_t)0x40000000) /*!< Last Segment */#define ETH_DMATxDesc_FirstSegment((uint32_t)0x20000000) /*!< First Segment */#define IS_ETH_DMA_TXDESC_SEGMENT(SEGMENT) (((SEGMENT) == ETH_DMATxDesc_LastSegment) || \((SEGMENT) == ETH_DMATxDesc_FirstSegment))/*** @}*//** @defgroup ETH_DMA_Tx_descriptor_Checksum_Insertion_Control* @{*/#define ETH_DMATxDesc_ChecksumByPass ((uint32_t)0x00000000) /*!< Checksum engine bypass */#define ETH_DMATxDesc_ChecksumIPV4Header ((uint32_t)0x00400000) /*!< IPv4 header checksum insertion */#define ETH_DMATxDesc_ChecksumTCPUDPICMPSegment ((uint32_t)0x00800000) /*!< TCP/UDP/ICMP checksum insertion. Pseudo header checksum is assumed to be present */#define ETH_DMATxDesc_ChecksumTCPUDPICMPFull((uint32_t)0x00C00000) /*!< TCP/UDP/ICMP checksum fully in hardware including pseudo header */#define IS_ETH_DMA_TXDESC_CHECKSUM(CHECKSUM) (((CHECKSUM) == ETH_DMATxDesc_ChecksumByPass) || \((CHECKSUM) == ETH_DMATxDesc_ChecksumIPV4Header) || \((CHECKSUM) == ETH_DMATxDesc_ChecksumTCPUDPICMPSegment) || \((CHECKSUM) == ETH_DMATxDesc_ChecksumTCPUDPICMPFull))/*** @brief ETH DMA Tx Desciptor buffer size*/#define IS_ETH_DMATxDESC_BUFFER_SIZE(SIZE) ((SIZE) <= 0x1FFF)/*** @}*//** @defgroup ETH_DMA_Rx_descriptor_flags* @{*/#define IS_ETH_DMARxDESC_GET_FLAG(FLAG) (((FLAG) == ETH_DMARxDesc_OWN) || \((FLAG) == ETH_DMARxDesc_AFM) || \((FLAG) == ETH_DMARxDesc_ES) || \((FLAG) == ETH_DMARxDesc_DE) || \((FLAG) == ETH_DMARxDesc_SAF) || \((FLAG) == ETH_DMARxDesc_LE) || \((FLAG) == ETH_DMARxDesc_OE) || \((FLAG) == ETH_DMARxDesc_VLAN) || \((FLAG) == ETH_DMARxDesc_FS) || \((FLAG) == ETH_DMARxDesc_LS) || \((FLAG) == ETH_DMARxDesc_IPV4HCE) || \((FLAG) == ETH_DMARxDesc_LC) || \((FLAG) == ETH_DMARxDesc_FT) || \((FLAG) == ETH_DMARxDesc_RWT) || \((FLAG) == ETH_DMARxDesc_RE) || \((FLAG) == ETH_DMARxDesc_DBE) || \((FLAG) == ETH_DMARxDesc_CE) || \((FLAG) == ETH_DMARxDesc_MAMPCE))/*** @}*//** @defgroup ETH_DMA_Rx_descriptor_buffers_* @{*/#define ETH_DMARxDesc_Buffer1((uint32_t)0x00000000) /*!< DMA Rx Desc Buffer1 */#define ETH_DMARxDesc_Buffer2((uint32_t)0x00000001) /*!< DMA Rx Desc Buffer2 */#define IS_ETH_DMA_RXDESC_BUFFER(BUFFER) (((BUFFER) == ETH_DMARxDesc_Buffer1) || \((BUFFER) == ETH_DMARxDesc_Buffer2))/**--------------------------------------------------------------------------**//*** @brief Ethernet DMA defines*//**--------------------------------------------------------------------------**//*** @}*//** @defgroup ETH_Drop_TCP_IP_Checksum_Error_Frame* @{*/#define ETH_DropTCPIPChecksumErrorFrame_Enable ((uint32_t)0x00000000)#define ETH_DropTCPIPChecksumErrorFrame_Disable ((uint32_t)0x04000000)#define IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(CMD) (((CMD) == ETH_DropTCPIPChecksumErrorFrame_Enable) || \((CMD) == ETH_DropTCPIPChecksumErrorFrame_Disable))/*** @}*//** @defgroup ETH_Receive_Store_Forward* @{*/#define ETH_ReceiveStoreForward_Enable((uint32_t)0x02000000)#define ETH_ReceiveStoreForward_Disable((uint32_t)0x00000000)#define IS_ETH_RECEIVE_STORE_FORWARD(CMD) (((CMD) == ETH_ReceiveStoreForward_Enable) || \((CMD) == ETH_ReceiveStoreForward_Disable))/*** @}*//** @defgroup ETH_Flush_Received_Frame* @{*/#define ETH_FlushReceivedFrame_Enable ((uint32_t)0x00000000)#define ETH_FlushReceivedFrame_Disable((uint32_t)0x01000000)#define IS_ETH_FLUSH_RECEIVE_FRAME(CMD) (((CMD) == ETH_FlushReceivedFrame_Enable) || \((CMD) == ETH_FlushReceivedFrame_Disable))/*** @}*//** @defgroup ETH_Transmit_Store_Forward* @{*/#define ETH_TransmitStoreForward_Enable((uint32_t)0x00200000)#define ETH_TransmitStoreForward_Disable ((uint32_t)0x00000000)#define IS_ETH_TRANSMIT_STORE_FORWARD(CMD) (((CMD) == ETH_TransmitStoreForward_Enable) || \((CMD) == ETH_TransmitStoreForward_Disable))/*** @}*//** @defgroup ETH_Transmit_Threshold_Control* @{*/#define ETH_TransmitThresholdControl_64Bytes((uint32_t)0x00000000) /*!< threshold level of the MTL Transmit FIFO is 64 Bytes */#define ETH_TransmitThresholdControl_128Bytes ((uint32_t)0x00004000) /*!< threshold level of the MTL Transmit FIFO is 128 Bytes */#define ETH_TransmitThresholdControl_192Bytes ((uint32_t)0x00008000) /*!< threshold level of the MTL Transmit FIFO is 192 Bytes */#define ETH_TransmitThresholdControl_256Bytes ((uint32_t)0x0000C000) /*!< threshold level of the MTL Transmit FIFO is 256 Bytes */#define ETH_TransmitThresholdControl_40Bytes((uint32_t)0x00010000) /*!< threshold level of the MTL Transmit FIFO is 40 Bytes */#define ETH_TransmitThresholdControl_32Bytes((uint32_t)0x00014000) /*!< threshold level of the MTL Transmit FIFO is 32 Bytes */#define ETH_TransmitThresholdControl_24Bytes((uint32_t)0x00018000) /*!< threshold level of the MTL Transmit FIFO is 24 Bytes */#define ETH_TransmitThresholdControl_16Bytes((uint32_t)0x0001C000) /*!< threshold level of the MTL Transmit FIFO is 16 Bytes */#define IS_ETH_TRANSMIT_THRESHOLD_CONTROL(THRESHOLD) (((THRESHOLD) == ETH_TransmitThresholdControl_64Bytes) || \((THRESHOLD) == ETH_TransmitThresholdControl_128Bytes) || \((THRESHOLD) == ETH_TransmitThresholdControl_192Bytes) || \((THRESHOLD) == ETH_TransmitThresholdControl_256Bytes) || \((THRESHOLD) == ETH_TransmitThresholdControl_40Bytes) || \((THRESHOLD) == ETH_TransmitThresholdControl_32Bytes) || \((THRESHOLD) == ETH_TransmitThresholdControl_24Bytes) || \((THRESHOLD) == ETH_TransmitThresholdControl_16Bytes))/*** @}*//** @defgroup ETH_Forward_Error_Frames* @{*/#define ETH_ForwardErrorFrames_Enable ((uint32_t)0x00000080)#define ETH_ForwardErrorFrames_Disable((uint32_t)0x00000000)#define IS_ETH_FORWARD_ERROR_FRAMES(CMD) (((CMD) == ETH_ForwardErrorFrames_Enable) || \((CMD) == ETH_ForwardErrorFrames_Disable))/*** @}*//** @defgroup ETH_Forward_Undersized_Good_Frames* @{*/#define ETH_ForwardUndersizedGoodFrames_Enable ((uint32_t)0x00000040)#define ETH_ForwardUndersizedGoodFrames_Disable ((uint32_t)0x00000000)#define IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(CMD) (((CMD) == ETH_ForwardUndersizedGoodFrames_Enable) || \((CMD) == ETH_ForwardUndersizedGoodFrames_Disable))/*** @}*//** @defgroup ETH_Receive_Threshold_Control* @{*/#define ETH_ReceiveThresholdControl_64Bytes((uint32_t)0x00000000) /*!< threshold level of the MTL Receive FIFO is 64 Bytes */#define ETH_ReceiveThresholdControl_32Bytes((uint32_t)0x00000008) /*!< threshold level of the MTL Receive FIFO is 32 Bytes */#define ETH_ReceiveThresholdControl_96Bytes((uint32_t)0x00000010) /*!< threshold level of the MTL Receive FIFO is 96 Bytes */#define ETH_ReceiveThresholdControl_128Bytes((uint32_t)0x00000018) /*!< threshold level of the MTL Receive FIFO is 128 Bytes */#define IS_ETH_RECEIVE_THRESHOLD_CONTROL(THRESHOLD) (((THRESHOLD) == ETH_ReceiveThresholdControl_64Bytes) || \((THRESHOLD) == ETH_ReceiveThresholdControl_32Bytes) || \((THRESHOLD) == ETH_ReceiveThresholdControl_96Bytes) || \((THRESHOLD) == ETH_ReceiveThresholdControl_128Bytes))/*** @}*//** @defgroup ETH_Second_Frame_Operate* @{*/#define ETH_SecondFrameOperate_Enable ((uint32_t)0x00000004)#define ETH_SecondFrameOperate_Disable((uint32_t)0x00000000)#define IS_ETH_SECOND_FRAME_OPERATE(CMD) (((CMD) == ETH_SecondFrameOperate_Enable) || \((CMD) == ETH_SecondFrameOperate_Disable))/*** @}*//** @defgroup ETH_Address_Aligned_Beats* @{*/#define ETH_AddressAlignedBeats_Enable((uint32_t)0x02000000)#define ETH_AddressAlignedBeats_Disable((uint32_t)0x00000000)#define IS_ETH_ADDRESS_ALIGNED_BEATS(CMD) (((CMD) == ETH_AddressAlignedBeats_Enable) || \((CMD) == ETH_AddressAlignedBeats_Disable))/*** @}*//** @defgroup ETH_Fixed_Burst* @{*/#define ETH_FixedBurst_Enable((uint32_t)0x00010000)#define ETH_FixedBurst_Disable ((uint32_t)0x00000000)#define IS_ETH_FIXED_BURST(CMD) (((CMD) == ETH_FixedBurst_Enable) || \((CMD) == ETH_FixedBurst_Disable))/*** @}*//** @defgroup ETH_Rx_DMA_Burst_Length* @{*/#define ETH_RxDMABurstLength_1Beat((uint32_t)0x00020000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 1 */#define ETH_RxDMABurstLength_2Beat((uint32_t)0x00040000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 2 */#define ETH_RxDMABurstLength_4Beat((uint32_t)0x00080000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 4 */#define ETH_RxDMABurstLength_8Beat((uint32_t)0x00100000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 8 */#define ETH_RxDMABurstLength_16Beat ((uint32_t)0x00200000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 16 */#define ETH_RxDMABurstLength_32Beat ((uint32_t)0x00400000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 32 */#define ETH_RxDMABurstLength_4xPBL_4Beat ((uint32_t)0x01020000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 4 */#define ETH_RxDMABurstLength_4xPBL_8Beat ((uint32_t)0x01040000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 8 */#define ETH_RxDMABurstLength_4xPBL_16Beat ((uint32_t)0x01080000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 16 */#define ETH_RxDMABurstLength_4xPBL_32Beat ((uint32_t)0x01100000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 32 */#define ETH_RxDMABurstLength_4xPBL_64Beat ((uint32_t)0x01200000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 64 */#define ETH_RxDMABurstLength_4xPBL_128Beat ((uint32_t)0x01400000) /*!< maximum number of beats to be transferred in one RxDMA transaction is 128 */#define IS_ETH_RXDMA_BURST_LENGTH(LENGTH) (((LENGTH) == ETH_RxDMABurstLength_1Beat) || \((LENGTH) == ETH_RxDMABurstLength_2Beat) || \((LENGTH) == ETH_RxDMABurstLength_4Beat) || \((LENGTH) == ETH_RxDMABurstLength_8Beat) || \((LENGTH) == ETH_RxDMABurstLength_16Beat) || \((LENGTH) == ETH_RxDMABurstLength_32Beat) || \((LENGTH) == ETH_RxDMABurstLength_4xPBL_4Beat) || \((LENGTH) == ETH_RxDMABurstLength_4xPBL_8Beat) || \((LENGTH) == ETH_RxDMABurstLength_4xPBL_16Beat) || \((LENGTH) == ETH_RxDMABurstLength_4xPBL_32Beat) || \((LENGTH) == ETH_RxDMABurstLength_4xPBL_64Beat) || \((LENGTH) == ETH_RxDMABurstLength_4xPBL_128Beat))/*** @}*//** @defgroup ETH_Tx_DMA_Burst_Length* @{*/#define ETH_TxDMABurstLength_1Beat((uint32_t)0x00000100) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */#define ETH_TxDMABurstLength_2Beat((uint32_t)0x00000200) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */#define ETH_TxDMABurstLength_4Beat((uint32_t)0x00000400) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */#define ETH_TxDMABurstLength_8Beat((uint32_t)0x00000800) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */#define ETH_TxDMABurstLength_16Beat ((uint32_t)0x00001000) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */#define ETH_TxDMABurstLength_32Beat ((uint32_t)0x00002000) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */#define ETH_TxDMABurstLength_4xPBL_4Beat ((uint32_t)0x01000100) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */#define ETH_TxDMABurstLength_4xPBL_8Beat ((uint32_t)0x01000200) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */#define ETH_TxDMABurstLength_4xPBL_16Beat ((uint32_t)0x01000400) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */#define ETH_TxDMABurstLength_4xPBL_32Beat ((uint32_t)0x01000800) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */#define ETH_TxDMABurstLength_4xPBL_64Beat ((uint32_t)0x01001000) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */#define ETH_TxDMABurstLength_4xPBL_128Beat ((uint32_t)0x01002000) /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */#define IS_ETH_TXDMA_BURST_LENGTH(LENGTH) (((LENGTH) == ETH_TxDMABurstLength_1Beat) || \((LENGTH) == ETH_TxDMABurstLength_2Beat) || \((LENGTH) == ETH_TxDMABurstLength_4Beat) || \((LENGTH) == ETH_TxDMABurstLength_8Beat) || \((LENGTH) == ETH_TxDMABurstLength_16Beat) || \((LENGTH) == ETH_TxDMABurstLength_32Beat) || \((LENGTH) == ETH_TxDMABurstLength_4xPBL_4Beat) || \((LENGTH) == ETH_TxDMABurstLength_4xPBL_8Beat) || \((LENGTH) == ETH_TxDMABurstLength_4xPBL_16Beat) || \((LENGTH) == ETH_TxDMABurstLength_4xPBL_32Beat) || \((LENGTH) == ETH_TxDMABurstLength_4xPBL_64Beat) || \((LENGTH) == ETH_TxDMABurstLength_4xPBL_128Beat))/*** @brief ETH DMA Desciptor SkipLength*/#define IS_ETH_DMA_DESC_SKIP_LENGTH(LENGTH) ((LENGTH) <= 0x1F)/*** @}*//** @defgroup ETH_DMA_Arbitration* @{*/#define ETH_DMAArbitration_RoundRobin_RxTx_1_1 ((uint32_t)0x00000000)#define ETH_DMAArbitration_RoundRobin_RxTx_2_1 ((uint32_t)0x00004000)#define ETH_DMAArbitration_RoundRobin_RxTx_3_1 ((uint32_t)0x00008000)#define ETH_DMAArbitration_RoundRobin_RxTx_4_1 ((uint32_t)0x0000C000)#define ETH_DMAArbitration_RxPriorTx ((uint32_t)0x00000002)#define IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(RATIO) (((RATIO) == ETH_DMAArbitration_RoundRobin_RxTx_1_1) || \((RATIO) == ETH_DMAArbitration_RoundRobin_RxTx_2_1) || \((RATIO) == ETH_DMAArbitration_RoundRobin_RxTx_3_1) || \((RATIO) == ETH_DMAArbitration_RoundRobin_RxTx_4_1) || \((RATIO) == ETH_DMAArbitration_RxPriorTx))/*** @}*//** @defgroup ETH_DMA_Flags* @{*/#define ETH_DMA_FLAG_TST((uint32_t)0x20000000) /*!< Time-stamp trigger interrupt (on DMA) */#define ETH_DMA_FLAG_PMT((uint32_t)0x10000000) /*!< PMT interrupt (on DMA) */#define ETH_DMA_FLAG_MMC((uint32_t)0x08000000) /*!< MMC interrupt (on DMA) */#define ETH_DMA_FLAG_DataTransferError ((uint32_t)0x00800000) /*!< Error bits 0-Rx DMA, 1-Tx DMA */#define ETH_DMA_FLAG_ReadWriteError ((uint32_t)0x01000000) /*!< Error bits 0-write trnsf, 1-read transfr */#define ETH_DMA_FLAG_AccessError ((uint32_t)0x02000000) /*!< Error bits 0-data buffer, 1-desc. access */#define ETH_DMA_FLAG_NIS((uint32_t)0x00010000) /*!< Normal interrupt summary flag */#define ETH_DMA_FLAG_AIS((uint32_t)0x00008000) /*!< Abnormal interrupt summary flag */#define ETH_DMA_FLAG_ER((uint32_t)0x00004000) /*!< Early receive flag */#define ETH_DMA_FLAG_FBE((uint32_t)0x00002000) /*!< Fatal bus error flag */#define ETH_DMA_FLAG_ET((uint32_t)0x00000400) /*!< Early transmit flag */#define ETH_DMA_FLAG_RWT((uint32_t)0x00000200) /*!< Receive watchdog timeout flag */#define ETH_DMA_FLAG_RPS((uint32_t)0x00000100) /*!< Receive process stopped flag */#define ETH_DMA_FLAG_RBU((uint32_t)0x00000080) /*!< Receive buffer unavailable flag */#define ETH_DMA_FLAG_R ((uint32_t)0x00000040) /*!< Receive flag */#define ETH_DMA_FLAG_TU((uint32_t)0x00000020) /*!< Underflow flag */#define ETH_DMA_FLAG_RO((uint32_t)0x00000010) /*!< Overflow flag */#define ETH_DMA_FLAG_TJT((uint32_t)0x00000008) /*!< Transmit jabber timeout flag */#define ETH_DMA_FLAG_TBU((uint32_t)0x00000004) /*!< Transmit buffer unavailable flag */#define ETH_DMA_FLAG_TPS((uint32_t)0x00000002) /*!< Transmit process stopped flag */#define ETH_DMA_FLAG_T ((uint32_t)0x00000001) /*!< Transmit flag */#define IS_ETH_DMA_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFE1800) == 0x00) && ((FLAG) != 0x00))#define IS_ETH_DMA_GET_FLAG(FLAG) (((FLAG) == ETH_DMA_FLAG_TST) || ((FLAG) == ETH_DMA_FLAG_PMT) || \((FLAG) == ETH_DMA_FLAG_MMC) || ((FLAG) == ETH_DMA_FLAG_DataTransferError) || \((FLAG) == ETH_DMA_FLAG_ReadWriteError) || ((FLAG) == ETH_DMA_FLAG_AccessError) || \((FLAG) == ETH_DMA_FLAG_NIS) || ((FLAG) == ETH_DMA_FLAG_AIS) || \((FLAG) == ETH_DMA_FLAG_ER) || ((FLAG) == ETH_DMA_FLAG_FBE) || \((FLAG) == ETH_DMA_FLAG_ET) || ((FLAG) == ETH_DMA_FLAG_RWT) || \((FLAG) == ETH_DMA_FLAG_RPS) || ((FLAG) == ETH_DMA_FLAG_RBU) || \((FLAG) == ETH_DMA_FLAG_R) || ((FLAG) == ETH_DMA_FLAG_TU) || \((FLAG) == ETH_DMA_FLAG_RO) || ((FLAG) == ETH_DMA_FLAG_TJT) || \((FLAG) == ETH_DMA_FLAG_TBU) || ((FLAG) == ETH_DMA_FLAG_TPS) || \((FLAG) == ETH_DMA_FLAG_T))/*** @}*//** @defgroup ETH_DMA_Interrupts* @{*/#define ETH_DMA_IT_TST ((uint32_t)0x20000000) /*!< Time-stamp trigger interrupt (on DMA) */#define ETH_DMA_IT_PMT ((uint32_t)0x10000000) /*!< PMT interrupt (on DMA) */#define ETH_DMA_IT_MMC ((uint32_t)0x08000000) /*!< MMC interrupt (on DMA) */#define ETH_DMA_IT_NIS ((uint32_t)0x00010000) /*!< Normal interrupt summary */#define ETH_DMA_IT_AIS ((uint32_t)0x00008000) /*!< Abnormal interrupt summary */#define ETH_DMA_IT_ER ((uint32_t)0x00004000) /*!< Early receive interrupt */#define ETH_DMA_IT_FBE ((uint32_t)0x00002000) /*!< Fatal bus error interrupt */#define ETH_DMA_IT_ET ((uint32_t)0x00000400) /*!< Early transmit interrupt */#define ETH_DMA_IT_RWT ((uint32_t)0x00000200) /*!< Receive watchdog timeout interrupt */#define ETH_DMA_IT_RPS ((uint32_t)0x00000100) /*!< Receive process stopped interrupt */#define ETH_DMA_IT_RBU ((uint32_t)0x00000080) /*!< Receive buffer unavailable interrupt */#define ETH_DMA_IT_R ((uint32_t)0x00000040) /*!< Receive interrupt */#define ETH_DMA_IT_TU ((uint32_t)0x00000020) /*!< Underflow interrupt */#define ETH_DMA_IT_RO ((uint32_t)0x00000010) /*!< Overflow interrupt */#define ETH_DMA_IT_TJT ((uint32_t)0x00000008) /*!< Transmit jabber timeout interrupt */#define ETH_DMA_IT_TBU ((uint32_t)0x00000004) /*!< Transmit buffer unavailable interrupt */#define ETH_DMA_IT_TPS ((uint32_t)0x00000002) /*!< Transmit process stopped interrupt */#define ETH_DMA_IT_T ((uint32_t)0x00000001) /*!< Transmit interrupt */#define IS_ETH_DMA_IT(IT) ((((IT) & (uint32_t)0xFFFE1800) == 0x00) && ((IT) != 0x00))#define IS_ETH_DMA_GET_IT(IT) (((IT) == ETH_DMA_IT_TST) || ((IT) == ETH_DMA_IT_PMT) || \((IT) == ETH_DMA_IT_MMC) || ((IT) == ETH_DMA_IT_NIS) || \((IT) == ETH_DMA_IT_AIS) || ((IT) == ETH_DMA_IT_ER) || \((IT) == ETH_DMA_IT_FBE) || ((IT) == ETH_DMA_IT_ET) || \((IT) == ETH_DMA_IT_RWT) || ((IT) == ETH_DMA_IT_RPS) || \((IT) == ETH_DMA_IT_RBU) || ((IT) == ETH_DMA_IT_R) || \((IT) == ETH_DMA_IT_TU) || ((IT) == ETH_DMA_IT_RO) || \((IT) == ETH_DMA_IT_TJT) || ((IT) == ETH_DMA_IT_TBU) || \((IT) == ETH_DMA_IT_TPS) || ((IT) == ETH_DMA_IT_T))/*** @}*//** @defgroup ETH_DMA_transmit_process_state_* @{*/#define ETH_DMA_TransmitProcess_Stopped((uint32_t)0x00000000) /*!< Stopped - Reset or Stop Tx Command issued */#define ETH_DMA_TransmitProcess_Fetching ((uint32_t)0x00100000) /*!< Running - fetching the Tx descriptor */#define ETH_DMA_TransmitProcess_Waiting((uint32_t)0x00200000) /*!< Running - waiting for status */#define ETH_DMA_TransmitProcess_Reading((uint32_t)0x00300000) /*!< Running - reading the data from host memory */#define ETH_DMA_TransmitProcess_Suspended ((uint32_t)0x00600000) /*!< Suspended - Tx Desciptor unavailabe */#define ETH_DMA_TransmitProcess_Closing((uint32_t)0x00700000) /*!< Running - closing Rx descriptor *//*** @}*//** @defgroup ETH_DMA_receive_process_state_* @{*/#define ETH_DMA_ReceiveProcess_Stopped((uint32_t)0x00000000) /*!< Stopped - Reset or Stop Rx Command issued */#define ETH_DMA_ReceiveProcess_Fetching((uint32_t)0x00020000) /*!< Running - fetching the Rx descriptor */#define ETH_DMA_ReceiveProcess_Waiting((uint32_t)0x00060000) /*!< Running - waiting for packet */#define ETH_DMA_ReceiveProcess_Suspended ((uint32_t)0x00080000) /*!< Suspended - Rx Desciptor unavailable */#define ETH_DMA_ReceiveProcess_Closing((uint32_t)0x000A0000) /*!< Running - closing descriptor */#define ETH_DMA_ReceiveProcess_Queuing((uint32_t)0x000E0000) /*!< Running - queuing the recieve frame into host memory *//*** @}*//** @defgroup ETH_DMA_overflow_* @{*/#define ETH_DMA_Overflow_RxFIFOCounter((uint32_t)0x10000000) /*!< Overflow bit for FIFO overflow counter */#define ETH_DMA_Overflow_MissedFrameCounter ((uint32_t)0x00010000) /*!< Overflow bit for missed frame counter */#define IS_ETH_DMA_GET_OVERFLOW(OVERFLOW) (((OVERFLOW) == ETH_DMA_Overflow_RxFIFOCounter) || \((OVERFLOW) == ETH_DMA_Overflow_MissedFrameCounter))/**--------------------------------------------------------------------------**//*** @brief Ethernet PMT defines*//**--------------------------------------------------------------------------**//*** @}*//** @defgroup ETH_PMT_Flags* @{*/#define ETH_PMT_FLAG_WUFFRPR((uint32_t)0x80000000) /*!< Wake-Up Frame Filter Register Poniter Reset */#define ETH_PMT_FLAG_WUFR ((uint32_t)0x00000040) /*!< Wake-Up Frame Received */#define ETH_PMT_FLAG_MPR((uint32_t)0x00000020) /*!< Magic Packet Received */#define IS_ETH_PMT_GET_FLAG(FLAG) (((FLAG) == ETH_PMT_FLAG_WUFR) || \((FLAG) == ETH_PMT_FLAG_MPR))/**--------------------------------------------------------------------------**//*** @brief Ethernet MMC defines*//**--------------------------------------------------------------------------**//*** @}*//** @defgroup ETH_MMC_Tx_Interrupts* @{*/#define ETH_MMC_IT_TGF ((uint32_t)0x00200000) /*!< When Tx good frame counter reaches half the maximum value */#define ETH_MMC_IT_TGFMSC ((uint32_t)0x00008000) /*!< When Tx good multi col counter reaches half the maximum value */#define ETH_MMC_IT_TGFSC((uint32_t)0x00004000) /*!< When Tx good single col counter reaches half the maximum value *//*** @}*//** @defgroup ETH_MMC_Rx_Interrupts* @{*/#define ETH_MMC_IT_RGUF((uint32_t)0x10020000) /*!< When Rx good unicast frames counter reaches half the maximum value */#define ETH_MMC_IT_RFAE((uint32_t)0x10000040) /*!< When Rx alignment error counter reaches half the maximum value */#define ETH_MMC_IT_RFCE((uint32_t)0x10000020) /*!< When Rx crc error counter reaches half the maximum value */#define IS_ETH_MMC_IT(IT) (((((IT) & (uint32_t)0xFFDF3FFF) == 0x00) || (((IT) & (uint32_t)0xEFFDFF9F) == 0x00)) && \((IT) != 0x00))#define IS_ETH_MMC_GET_IT(IT) (((IT) == ETH_MMC_IT_TGF) || ((IT) == ETH_MMC_IT_TGFMSC) || \((IT) == ETH_MMC_IT_TGFSC) || ((IT) == ETH_MMC_IT_RGUF) || \((IT) == ETH_MMC_IT_RFAE) || ((IT) == ETH_MMC_IT_RFCE))/*** @}*//** @defgroup ETH_MMC_Registers* @{*/#define ETH_MMCCR ((uint32_t)0x00000100) /*!< MMC CR register */#define ETH_MMCRIR ((uint32_t)0x00000104) /*!< MMC RIR register */#define ETH_MMCTIR ((uint32_t)0x00000108) /*!< MMC TIR register */#define ETH_MMCRIMR((uint32_t)0x0000010C) /*!< MMC RIMR register */#define ETH_MMCTIMR((uint32_t)0x00000110) /*!< MMC TIMR register */#define ETH_MMCTGFSCCR ((uint32_t)0x0000014C) /*!< MMC TGFSCCR register */#define ETH_MMCTGFMSCCR((uint32_t)0x00000150) /*!< MMC TGFMSCCR register */#define ETH_MMCTGFCR ((uint32_t)0x00000168) /*!< MMC TGFCR register */#define ETH_MMCRFCECR ((uint32_t)0x00000194) /*!< MMC RFCECR register */#define ETH_MMCRFAECR ((uint32_t)0x00000198) /*!< MMC RFAECR register */#define ETH_MMCRGUFCR ((uint32_t)0x000001C4) /*!< MMC RGUFCR register *//*** @brief ETH MMC registers*/#define IS_ETH_MMC_REGISTER(REG) (((REG) == ETH_MMCCR) || ((REG) == ETH_MMCRIR) || \((REG) == ETH_MMCTIR) || ((REG) == ETH_MMCRIMR) || \((REG) == ETH_MMCTIMR) || ((REG) == ETH_MMCTGFSCCR) || \((REG) == ETH_MMCTGFMSCCR) || ((REG) == ETH_MMCTGFCR) || \((REG) == ETH_MMCRFCECR) || ((REG) == ETH_MMCRFAECR) || \((REG) == ETH_MMCRGUFCR))/**--------------------------------------------------------------------------**//*** @brief Ethernet PTP defines*//**--------------------------------------------------------------------------**//*** @}*//** @defgroup ETH_PTP_time_update_method* @{*/#define ETH_PTP_FineUpdate ((uint32_t)0x00000001) /*!< Fine Update method */#define ETH_PTP_CoarseUpdate((uint32_t)0x00000000) /*!< Coarse Update method */#define IS_ETH_PTP_UPDATE(UPDATE) (((UPDATE) == ETH_PTP_FineUpdate) || \((UPDATE) == ETH_PTP_CoarseUpdate))/*** @}*//** @defgroup ETH_PTP_Flags* @{*/#define ETH_PTP_FLAG_TSARU ((uint32_t)0x00000020) /*!< Addend Register Update */#define ETH_PTP_FLAG_TSITE ((uint32_t)0x00000010) /*!< Time Stamp Interrupt Trigger */#define ETH_PTP_FLAG_TSSTU ((uint32_t)0x00000008) /*!< Time Stamp Update */#define ETH_PTP_FLAG_TSSTI ((uint32_t)0x00000004) /*!< Time Stamp Initialize */#define IS_ETH_PTP_GET_FLAG(FLAG) (((FLAG) == ETH_PTP_FLAG_TSARU) || \((FLAG) == ETH_PTP_FLAG_TSITE) || \((FLAG) == ETH_PTP_FLAG_TSSTU) || \((FLAG) == ETH_PTP_FLAG_TSSTI))/*** @brief ETH PTP subsecond increment*/#define IS_ETH_PTP_SUBSECOND_INCREMENT(SUBSECOND) ((SUBSECOND) <= 0xFF)/*** @}*//** @defgroup ETH_PTP_time_sign* @{*/#define ETH_PTP_PositiveTime((uint32_t)0x00000000) /*!< Positive time value */#define ETH_PTP_NegativeTime((uint32_t)0x80000000) /*!< Negative time value */#define IS_ETH_PTP_TIME_SIGN(SIGN) (((SIGN) == ETH_PTP_PositiveTime) || \((SIGN) == ETH_PTP_NegativeTime))/*** @brief ETH PTP time stamp low update*/#define IS_ETH_PTP_TIME_STAMP_UPDATE_SUBSECOND(SUBSECOND) ((SUBSECOND) <= 0x7FFFFFFF)/*** @brief ETH PTP registers*/#define ETH_PTPTSCR((uint32_t)0x00000700) /*!< PTP TSCR register */#define ETH_PTPSSIR((uint32_t)0x00000704) /*!< PTP SSIR register */#define ETH_PTPTSHR((uint32_t)0x00000708) /*!< PTP TSHR register */#define ETH_PTPTSLR((uint32_t)0x0000070C) /*!< PTP TSLR register */#define ETH_PTPTSHUR ((uint32_t)0x00000710) /*!< PTP TSHUR register */#define ETH_PTPTSLUR ((uint32_t)0x00000714) /*!< PTP TSLUR register */#define ETH_PTPTSAR((uint32_t)0x00000718) /*!< PTP TSAR register */#define ETH_PTPTTHR((uint32_t)0x0000071C) /*!< PTP TTHR register */#define ETH_PTPTTLR((uint32_t)0x00000720) /* PTP TTLR register */#define IS_ETH_PTP_REGISTER(REG) (((REG) == ETH_PTPTSCR) || ((REG) == ETH_PTPSSIR) || \((REG) == ETH_PTPTSHR) || ((REG) == ETH_PTPTSLR) || \((REG) == ETH_PTPTSHUR) || ((REG) == ETH_PTPTSLUR) || \((REG) == ETH_PTPTSAR) || ((REG) == ETH_PTPTTHR) || \((REG) == ETH_PTPTTLR))/*** @}*//*** @}*//** @defgroup ETH_Exported_Macros* @{*//*** @}*//** @defgroup ETH_Exported_Functions* @{*/void ETH_DeInit(void);uint32_t ETH_Init(ETH_InitTypeDef* ETH_InitStruct);void ETH_StructInit(ETH_InitTypeDef* ETH_InitStruct);void ETH_SoftwareReset(void);FlagStatus ETH_GetSoftwareResetStatus(void);void ETH_Start(void);uint32_t ETH_HandleTxPkt(u8 *ppkt, u16 FrameLength);uint32_t ETH_HandleRxPkt(u8 *ppkt);uint32_t ETH_GetRxPktSize(void);void ETH_DropRxPkt(void);/*** @brief PHY*/u16 ETH_ReadPHYRegister(u16 PHYAddress, u16 PHYReg);uint32_t ETH_WritePHYRegister(u16 PHYAddress, u16 PHYReg, u16 PHYValue);uint32_t ETH_PHYLoopBackCmd(u16 PHYAddress, FunctionalState NewState);/*** @brief MAC*/void ETH_MACTransmissionCmd(FunctionalState NewState);void ETH_MACReceptionCmd(FunctionalState NewState);FlagStatus ETH_GetFlowControlBusyStatus(void);void ETH_InitiatePauseControlFrame(void);void ETH_BackPressureActivationCmd(FunctionalState NewState);FlagStatus ETH_GetMACFlagStatus(uint32_t ETH_MAC_FLAG);ITStatus ETH_GetMACITStatus(uint32_t ETH_MAC_IT);void ETH_MACITConfig(uint32_t ETH_MAC_IT, FunctionalState NewState);void ETH_MACAddressConfig(uint32_t MacAddr, u8 *Addr);void ETH_GetMACAddress(uint32_t MacAddr, u8 *Addr);void ETH_MACAddressPerfectFilterCmd(uint32_t MacAddr, FunctionalState NewState);void ETH_MACAddressFilterConfig(uint32_t MacAddr, uint32_t Filter);void ETH_MACAddressMaskBytesFilterConfig(uint32_t MacAddr, uint32_t MaskByte);/*** @brief DMA Tx/Rx descriptors*/void ETH_DMATxDescChainInit(ETH_DMADESCTypeDef *DMATxDescTab, u8 *TxBuff, uint32_t TxBuffCount);void ETH_DMATxDescRingInit(ETH_DMADESCTypeDef *DMATxDescTab, u8 *TxBuff1, u8 *TxBuff2, uint32_t TxBuffCount);FlagStatus ETH_GetDMATxDescFlagStatus(ETH_DMADESCTypeDef *DMATxDesc, uint32_t ETH_DMATxDescFlag);uint32_t ETH_GetDMATxDescCollisionCount(ETH_DMADESCTypeDef *DMATxDesc);void ETH_SetDMATxDescOwnBit(ETH_DMADESCTypeDef *DMATxDesc);void ETH_DMATxDescTransmitITConfig(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState);void ETH_DMATxDescFrameSegmentConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t DMATxDesc_FrameSegment);void ETH_DMATxDescChecksumInsertionConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t DMATxDesc_Checksum);void ETH_DMATxDescCRCCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState);void ETH_DMATxDescEndOfRingCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState);void ETH_DMATxDescSecondAddressChainedCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState);void ETH_DMATxDescShortFramePaddingCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState);void ETH_DMATxDescTimeStampCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState);void ETH_DMATxDescBufferSizeConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t BufferSize1, uint32_t BufferSize2);void ETH_DMARxDescChainInit(ETH_DMADESCTypeDef *DMARxDescTab, u8 *RxBuff, uint32_t RxBuffCount);void ETH_DMARxDescRingInit(ETH_DMADESCTypeDef *DMARxDescTab, u8 *RxBuff1, u8 *RxBuff2, uint32_t RxBuffCount);FlagStatus ETH_GetDMARxDescFlagStatus(ETH_DMADESCTypeDef *DMARxDesc, uint32_t ETH_DMARxDescFlag);void ETH_SetDMARxDescOwnBit(ETH_DMADESCTypeDef *DMARxDesc);uint32_t ETH_GetDMARxDescFrameLength(ETH_DMADESCTypeDef *DMARxDesc);void ETH_DMARxDescReceiveITConfig(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState);void ETH_DMARxDescEndOfRingCmd(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState);void ETH_DMARxDescSecondAddressChainedCmd(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState);uint32_t ETH_GetDMARxDescBufferSize(ETH_DMADESCTypeDef *DMARxDesc, uint32_t DMARxDesc_Buffer);/*** @brief DMA*/FlagStatus ETH_GetDMAFlagStatus(uint32_t ETH_DMA_FLAG);void ETH_DMAClearFlag(uint32_t ETH_DMA_FLAG);ITStatus ETH_GetDMAITStatus(uint32_t ETH_DMA_IT);void ETH_DMAClearITPendingBit(uint32_t ETH_DMA_IT);uint32_t ETH_GetTransmitProcessState(void);uint32_t ETH_GetReceiveProcessState(void);void ETH_FlushTransmitFIFO(void);FlagStatus ETH_GetFlushTransmitFIFOStatus(void);void ETH_DMATransmissionCmd(FunctionalState NewState);void ETH_DMAReceptionCmd(FunctionalState NewState);void ETH_DMAITConfig(uint32_t ETH_DMA_IT, FunctionalState NewState);FlagStatus ETH_GetDMAOverflowStatus(uint32_t ETH_DMA_Overflow);uint32_t ETH_GetRxOverflowMissedFrameCounter(void);uint32_t ETH_GetBufferUnavailableMissedFrameCounter(void);uint32_t ETH_GetCurrentTxDescStartAddress(void);uint32_t ETH_GetCurrentRxDescStartAddress(void);uint32_t ETH_GetCurrentTxBufferAddress(void);uint32_t ETH_GetCurrentRxBufferAddress(void);void ETH_ResumeDMATransmission(void);void ETH_ResumeDMAReception(void);/*** @brief PMT*/void ETH_ResetWakeUpFrameFilterRegisterPointer(void);void ETH_SetWakeUpFrameFilterRegister(uint32_t *Buffer);void ETH_GlobalUnicastWakeUpCmd(FunctionalState NewState);FlagStatus ETH_GetPMTFlagStatus(uint32_t ETH_PMT_FLAG);void ETH_WakeUpFrameDetectionCmd(FunctionalState NewState);void ETH_MagicPacketDetectionCmd(FunctionalState NewState);void ETH_PowerDownCmd(FunctionalState NewState);/*** @brief MMC*/void ETH_MMCCounterFreezeCmd(FunctionalState NewState);void ETH_MMCResetOnReadCmd(FunctionalState NewState);void ETH_MMCCounterRolloverCmd(FunctionalState NewState);void ETH_MMCCountersReset(void);void ETH_MMCITConfig(uint32_t ETH_MMC_IT, FunctionalState NewState);ITStatus ETH_GetMMCITStatus(uint32_t ETH_MMC_IT);uint32_t ETH_GetMMCRegister(uint32_t ETH_MMCReg);/*** @brief PTP*/uint32_t ETH_HandlePTPTxPkt(u8 *ppkt, u16 FrameLength, uint32_t *PTPTxTab);uint32_t ETH_HandlePTPRxPkt(u8 *ppkt, uint32_t *PTPRxTab);void ETH_DMAPTPTxDescChainInit(ETH_DMADESCTypeDef *DMATxDescTab, ETH_DMADESCTypeDef *DMAPTPTxDescTab, u8* TxBuff, uint32_t TxBuffCount);void ETH_DMAPTPRxDescChainInit(ETH_DMADESCTypeDef *DMARxDescTab, ETH_DMADESCTypeDef *DMAPTPRxDescTab, u8 *RxBuff, uint32_t RxBuffCount);void ETH_EnablePTPTimeStampAddend(void);void ETH_EnablePTPTimeStampInterruptTrigger(void);void ETH_EnablePTPTimeStampUpdate(void);void ETH_InitializePTPTimeStamp(void);void ETH_PTPUpdateMethodConfig(uint32_t UpdateMethod);void ETH_PTPTimeStampCmd(FunctionalState NewState);FlagStatus ETH_GetPTPFlagStatus(uint32_t ETH_PTP_FLAG);void ETH_SetPTPSubSecondIncrement(uint32_t SubSecondValue);void ETH_SetPTPTimeStampUpdate(uint32_t Sign, uint32_t SecondValue, uint32_t SubSecondValue);void ETH_SetPTPTimeStampAddend(uint32_t Value);void ETH_SetPTPTargetTime(uint32_t HighValue, uint32_t LowValue);uint32_t ETH_GetPTPRegister(uint32_t ETH_PTPReg);#ifdef __cplusplus}#endifvoid FreeRTOS_Hardware_STMS32_ETH_Init(void);#endif /* __STM32_ETH_H *//*** @}*//*** @}*//******************* (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

stm32_eth.c

/********************************************************************************* @file stm32_eth.c* @author MCD Application Team* @version V1.1.0* @date 11/20/* @brief This file provides all the ETH firmware functions.******************************************************************************* @copy** THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.** <h2><center>&copy; COPYRIGHT STMicroelectronics</center></h2>*//* Includes ------------------------------------------------------------------*/#include "stm32_eth.h"#include "stm32f10x_rcc.h"#define DP83848_PHY_ADDRESS 0x01 /* Relative to STM322xG-EVAL Board *//* STM32F107 ETH dirver options */#define CHECKSUM_BY_HARDWARE 1 /* 0: disable. 1: use hardware checksum. */#define RMII_MODE0 /* 0: MII MODE, 1: RMII MODE. */#define STM32_ETH_IO_REMAP1 /* 0: default, 1: remap RXD to PDx. */#define USE_MCO 1 /* 0: disable, 1: PA8(MCO) out 25Mhz(MII) or 50Mhz(RMII). *//** @addtogroup STM32_ETH_Driver* @brief ETH driver modules* @{*//** @defgroup ETH_Private_TypesDefinitions* @{*//*** @}*//** @defgroup ETH_Private_Defines* @{*//* Global pointers on Tx and Rx descriptor used to track transmit and receive descriptors */ETH_DMADESCTypeDef *DMATxDescToSet;ETH_DMADESCTypeDef *DMARxDescToGet;ETH_DMADESCTypeDef *DMAPTPTxDescToSet;ETH_DMADESCTypeDef *DMAPTPRxDescToGet;/* ETHERNET MAC address offsets */#define ETH_MAC_ADDR_HBASE (ETH_MAC_BASE + 0x40) /* ETHERNET MAC address high offset */#define ETH_MAC_ADDR_LBASE (ETH_MAC_BASE + 0x44) /* ETHERNET MAC address low offset *//* ETHERNET MACMIIAR register Mask */#define MACMIIAR_CR_MASK ((uint32_t)0xFFFFFFE3)/* ETHERNET MACCR register Mask */#define MACCR_CLEAR_MASK ((uint32_t)0xFF20810F)/* ETHERNET MACFCR register Mask */#define MACFCR_CLEAR_MASK ((uint32_t)0x0000FF41)/* ETHERNET DMAOMR register Mask */#define DMAOMR_CLEAR_MASK ((uint32_t)0xF8DE3F23)/* ETHERNET Remote Wake-up frame register length */#define ETH_WAKEUP_REGISTER_LENGTH8/* ETHERNET Missed frames counter Shift */#define ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT17/* ETHERNET DMA Tx descriptors Collision Count Shift */#define ETH_DMATXDESC_COLLISION_COUNTSHIFT 3/* ETHERNET DMA Tx descriptors Buffer2 Size Shift */#define ETH_DMATXDESC_BUFFER2_SIZESHIFT 16/* ETHERNET DMA Rx descriptors Frame Length Shift */#define ETH_DMARXDESC_FRAME_LENGTHSHIFT 16/* ETHERNET DMA Rx descriptors Buffer2 Size Shift */#define ETH_DMARXDESC_BUFFER2_SIZESHIFT 16/* ETHERNET errors */#define ETH_ERROR ((uint32_t)0)#define ETH_SUCCESS ((uint32_t)1)/*** @}*//** @defgroup ETH_Private_Macros* @{*//*** @}*//** @defgroup ETH_Private_Variables* @{*//*** @}*//** @defgroup ETH_Private_FunctionPrototypes* @{*//*** @}*//** @defgroup ETH_Private_Functions* @{*//*** @brief Deinitializes the ETHERNET peripheral registers to their default reset values.* @param None* @retval None*/void ETH_DeInit(void){RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ETH_MAC, ENABLE);RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ETH_MAC, DISABLE);}/*** @brief Initializes the ETHERNET peripheral according to the specified* parameters in the ETH_InitStruct .* @param ETH_InitStruct: pointer to a ETH_InitTypeDef structure that contains* the configuration information for the specified ETHERNET peripheral.* @retval ETH_ERROR: Ethernet initialization failed* ETH_SUCCESS: Ethernet successfully initialized*/uint32_t ETH_Init(ETH_InitTypeDef* ETH_InitStruct){uint32_t tmpreg = 0;__IO uint32_t i = 0;RCC_ClocksTypeDef rcc_clocks;uint32_t hclk = 60000000;__IO uint32_t timeout = 0;/* Check the parameters *//* MAC --------------------------*/assert_param(IS_ETH_AUTONEGOTIATION(ETH_InitStruct->ETH_AutoNegotiation));assert_param(IS_ETH_WATCHDOG(ETH_InitStruct->ETH_Watchdog));assert_param(IS_ETH_JABBER(ETH_InitStruct->ETH_Jabber));assert_param(IS_ETH_INTER_FRAME_GAP(ETH_InitStruct->ETH_InterFrameGap));assert_param(IS_ETH_CARRIER_SENSE(ETH_InitStruct->ETH_CarrierSense));assert_param(IS_ETH_SPEED(ETH_InitStruct->ETH_Speed));assert_param(IS_ETH_RECEIVE_OWN(ETH_InitStruct->ETH_ReceiveOwn));assert_param(IS_ETH_LOOPBACK_MODE(ETH_InitStruct->ETH_LoopbackMode));assert_param(IS_ETH_DUPLEX_MODE(ETH_InitStruct->ETH_Mode));assert_param(IS_ETH_CHECKSUM_OFFLOAD(ETH_InitStruct->ETH_ChecksumOffload));assert_param(IS_ETH_RETRY_TRANSMISSION(ETH_InitStruct->ETH_RetryTransmission));assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(ETH_InitStruct->ETH_AutomaticPadCRCStrip));assert_param(IS_ETH_BACKOFF_LIMIT(ETH_InitStruct->ETH_BackOffLimit));assert_param(IS_ETH_DEFERRAL_CHECK(ETH_InitStruct->ETH_DeferralCheck));assert_param(IS_ETH_RECEIVE_ALL(ETH_InitStruct->ETH_ReceiveAll));assert_param(IS_ETH_SOURCE_ADDR_FILTER(ETH_InitStruct->ETH_SourceAddrFilter));assert_param(IS_ETH_CONTROL_FRAMES(ETH_InitStruct->ETH_PassControlFrames));assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(ETH_InitStruct->ETH_BroadcastFramesReception));assert_param(IS_ETH_DESTINATION_ADDR_FILTER(ETH_InitStruct->ETH_DestinationAddrFilter));assert_param(IS_ETH_PROMISCUOUS_MODE(ETH_InitStruct->ETH_PromiscuousMode));assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(ETH_InitStruct->ETH_MulticastFramesFilter));assert_param(IS_ETH_UNICAST_FRAMES_FILTER(ETH_InitStruct->ETH_UnicastFramesFilter));assert_param(IS_ETH_PAUSE_TIME(ETH_InitStruct->ETH_PauseTime));assert_param(IS_ETH_ZEROQUANTA_PAUSE(ETH_InitStruct->ETH_ZeroQuantaPause));assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(ETH_InitStruct->ETH_PauseLowThreshold));assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(ETH_InitStruct->ETH_UnicastPauseFrameDetect));assert_param(IS_ETH_RECEIVE_FLOWCONTROL(ETH_InitStruct->ETH_ReceiveFlowControl));assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(ETH_InitStruct->ETH_TransmitFlowControl));assert_param(IS_ETH_VLAN_TAG_COMPARISON(ETH_InitStruct->ETH_VLANTagComparison));assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(ETH_InitStruct->ETH_VLANTagIdentifier));/* DMA --------------------------*/assert_param(IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame));assert_param(IS_ETH_RECEIVE_STORE_FORWARD(ETH_InitStruct->ETH_ReceiveStoreForward));assert_param(IS_ETH_FLUSH_RECEIVE_FRAME(ETH_InitStruct->ETH_FlushReceivedFrame));assert_param(IS_ETH_TRANSMIT_STORE_FORWARD(ETH_InitStruct->ETH_TransmitStoreForward));assert_param(IS_ETH_TRANSMIT_THRESHOLD_CONTROL(ETH_InitStruct->ETH_TransmitThresholdControl));assert_param(IS_ETH_FORWARD_ERROR_FRAMES(ETH_InitStruct->ETH_ForwardErrorFrames));assert_param(IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(ETH_InitStruct->ETH_ForwardUndersizedGoodFrames));assert_param(IS_ETH_RECEIVE_THRESHOLD_CONTROL(ETH_InitStruct->ETH_ReceiveThresholdControl));assert_param(IS_ETH_SECOND_FRAME_OPERATE(ETH_InitStruct->ETH_SecondFrameOperate));assert_param(IS_ETH_ADDRESS_ALIGNED_BEATS(ETH_InitStruct->ETH_AddressAlignedBeats));assert_param(IS_ETH_FIXED_BURST(ETH_InitStruct->ETH_FixedBurst));assert_param(IS_ETH_RXDMA_BURST_LENGTH(ETH_InitStruct->ETH_RxDMABurstLength));assert_param(IS_ETH_TXDMA_BURST_LENGTH(ETH_InitStruct->ETH_TxDMABurstLength));assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(ETH_InitStruct->ETH_DescriptorSkipLength));assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(ETH_InitStruct->ETH_DMAArbitration));/*-------------------------------- MAC Config ------------------------------*//*---------------------- ETHERNET MACMIIAR Configuration -------------------*//* Get the ETHERNET MACMIIAR value */tmpreg = ETH->MACMIIAR;/* Clear CSR Clock Range CR[2:0] bits */tmpreg &= MACMIIAR_CR_MASK;/* Get hclk frequency value */RCC_GetClocksFreq(&rcc_clocks);hclk = rcc_clocks.HCLK_Frequency;/* Set CR bits depending on hclk value */if((hclk >= 20000000)&&(hclk < 35000000)){/* CSR Clock Range between 20-35 MHz */tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;}else if((hclk >= 35000000)&&(hclk < 60000000)){/* CSR Clock Range between 35-60 MHz */tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;}else /* ((hclk >= 60000000)&&(hclk <= 72000000)) */{/* CSR Clock Range between 60-72 MHz */tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;}/* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */ETH->MACMIIAR = (uint32_t)tmpreg;/*------------------------ ETHERNET MACCR Configuration --------------------*//* Get the ETHERNET MACCR value */tmpreg = ETH->MACCR;/* Clear WD, PCE, PS, TE and RE bits */tmpreg &= MACCR_CLEAR_MASK;/* Set the WD bit according to ETH_Watchdog value *//* Set the JD: bit according to ETH_Jabber value *//* Set the IFG bit according to ETH_InterFrameGap value *//* Set the DCRS bit according to ETH_CarrierSense value *//* Set the FES bit according to ETH_Speed value *//* Set the DO bit according to ETH_ReceiveOwn value *//* Set the LM bit according to ETH_LoopbackMode value *//* Set the DM bit according to ETH_Mode value *//* Set the IPC bit according to ETH_ChecksumOffload value *//* Set the DR bit according to ETH_RetryTransmission value *//* Set the ACS bit according to ETH_AutomaticPadCRCStrip value *//* Set the BL bit according to ETH_BackOffLimit value *//* Set the DC bit according to ETH_DeferralCheck value */tmpreg |= (uint32_t)(ETH_InitStruct->ETH_Watchdog |ETH_InitStruct->ETH_Jabber |ETH_InitStruct->ETH_InterFrameGap |ETH_InitStruct->ETH_CarrierSense |ETH_InitStruct->ETH_Speed |ETH_InitStruct->ETH_ReceiveOwn |ETH_InitStruct->ETH_LoopbackMode |ETH_InitStruct->ETH_Mode |ETH_InitStruct->ETH_ChecksumOffload |ETH_InitStruct->ETH_RetryTransmission |ETH_InitStruct->ETH_AutomaticPadCRCStrip |ETH_InitStruct->ETH_BackOffLimit |ETH_InitStruct->ETH_DeferralCheck);/* Write to ETHERNET MACCR */ETH->MACCR = (uint32_t)tmpreg;/*----------------------- ETHERNET MACFFR Configuration --------------------*//* Set the RA bit according to ETH_ReceiveAll value *//* Set the SAF and SAIF bits according to ETH_SourceAddrFilter value *//* Set the PCF bit according to ETH_PassControlFrames value *//* Set the DBF bit according to ETH_BroadcastFramesReception value *//* Set the DAIF bit according to ETH_DestinationAddrFilter value *//* Set the PR bit according to ETH_PromiscuousMode value *//* Set the PM, HMC and HPF bits according to ETH_MulticastFramesFilter value *//* Set the HUC and HPF bits according to ETH_UnicastFramesFilter value *//* Write to ETHERNET MACFFR */ETH->MACFFR = (uint32_t)(ETH_InitStruct->ETH_ReceiveAll |ETH_InitStruct->ETH_SourceAddrFilter |ETH_InitStruct->ETH_PassControlFrames |ETH_InitStruct->ETH_BroadcastFramesReception |ETH_InitStruct->ETH_DestinationAddrFilter |ETH_InitStruct->ETH_PromiscuousMode |ETH_InitStruct->ETH_MulticastFramesFilter |ETH_InitStruct->ETH_UnicastFramesFilter);/*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*//* Write to ETHERNET MACHTHR */ETH->MACHTHR = (uint32_t)ETH_InitStruct->ETH_HashTableHigh;/* Write to ETHERNET MACHTLR */ETH->MACHTLR = (uint32_t)ETH_InitStruct->ETH_HashTableLow;/*----------------------- ETHERNET MACFCR Configuration --------------------*//* Get the ETHERNET MACFCR value */tmpreg = ETH->MACFCR;/* Clear xx bits */tmpreg &= MACFCR_CLEAR_MASK;/* Set the PT bit according to ETH_PauseTime value *//* Set the DZPQ bit according to ETH_ZeroQuantaPause value *//* Set the PLT bit according to ETH_PauseLowThreshold value *//* Set the UP bit according to ETH_UnicastPauseFrameDetect value *//* Set the RFE bit according to ETH_ReceiveFlowControl value *//* Set the TFE bit according to ETH_TransmitFlowControl value */tmpreg |= (uint32_t)((ETH_InitStruct->ETH_PauseTime << 16) |ETH_InitStruct->ETH_ZeroQuantaPause |ETH_InitStruct->ETH_PauseLowThreshold |ETH_InitStruct->ETH_UnicastPauseFrameDetect |ETH_InitStruct->ETH_ReceiveFlowControl |ETH_InitStruct->ETH_TransmitFlowControl);/* Write to ETHERNET MACFCR */ETH->MACFCR = (uint32_t)tmpreg;/*----------------------- ETHERNET MACVLANTR Configuration -----------------*//* Set the ETV bit according to ETH_VLANTagComparison value *//* Set the VL bit according to ETH_VLANTagIdentifier value */ETH->MACVLANTR = (uint32_t)(ETH_InitStruct->ETH_VLANTagComparison |ETH_InitStruct->ETH_VLANTagIdentifier);/*-------------------------------- DMA Config ------------------------------*//*----------------------- ETHERNET DMAOMR Configuration --------------------*//* Get the ETHERNET DMAOMR value */tmpreg = ETH->DMAOMR;/* Clear xx bits */tmpreg &= DMAOMR_CLEAR_MASK;/* Set the DT bit according to ETH_DropTCPIPChecksumErrorFrame value *//* Set the RSF bit according to ETH_ReceiveStoreForward value *//* Set the DFF bit according to ETH_FlushReceivedFrame value *//* Set the TSF bit according to ETH_TransmitStoreForward value *//* Set the TTC bit according to ETH_TransmitThresholdControl value *//* Set the FEF bit according to ETH_ForwardErrorFrames value *//* Set the FUF bit according to ETH_ForwardUndersizedGoodFrames value *//* Set the RTC bit according to ETH_ReceiveThresholdControl value *//* Set the OSF bit according to ETH_SecondFrameOperate value */tmpreg |= (uint32_t)(ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame |ETH_InitStruct->ETH_ReceiveStoreForward |ETH_InitStruct->ETH_FlushReceivedFrame |ETH_InitStruct->ETH_TransmitStoreForward |ETH_InitStruct->ETH_TransmitThresholdControl |ETH_InitStruct->ETH_ForwardErrorFrames |ETH_InitStruct->ETH_ForwardUndersizedGoodFrames |ETH_InitStruct->ETH_ReceiveThresholdControl |ETH_InitStruct->ETH_SecondFrameOperate);/* Write to ETHERNET DMAOMR */ETH->DMAOMR = (uint32_t)tmpreg;/*----------------------- ETHERNET DMABMR Configuration --------------------*//* Set the AAL bit according to ETH_AddressAlignedBeats value *//* Set the FB bit according to ETH_FixedBurst value *//* Set the RPBL and 4*PBL bits according to ETH_RxDMABurstLength value *//* Set the PBL and 4*PBL bits according to ETH_TxDMABurstLength value *//* Set the DSL bit according to ETH_DesciptorSkipLength value *//* Set the PR and DA bits according to ETH_DMAArbitration value */ETH->DMABMR = (uint32_t)(ETH_InitStruct->ETH_AddressAlignedBeats |ETH_InitStruct->ETH_FixedBurst |ETH_InitStruct->ETH_RxDMABurstLength | /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */ETH_InitStruct->ETH_TxDMABurstLength |(ETH_InitStruct->ETH_DescriptorSkipLength << 2) |ETH_InitStruct->ETH_DMAArbitration |ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx *//* Return Ethernet configuration success */return ETH_SUCCESS;}/*** @brief Fills each ETH_InitStruct member with its default value.* @param ETH_InitStruct: pointer to a ETH_InitTypeDef structure which will be initialized.* @retval None*/void ETH_StructInit(ETH_InitTypeDef* ETH_InitStruct){/* ETH_InitStruct members default value *//*------------------------ MAC -----------------------------------*/ETH_InitStruct->ETH_AutoNegotiation = ETH_AutoNegotiation_Disable;ETH_InitStruct->ETH_Watchdog = ETH_Watchdog_Enable;ETH_InitStruct->ETH_Jabber = ETH_Jabber_Enable;ETH_InitStruct->ETH_InterFrameGap = ETH_InterFrameGap_96Bit;ETH_InitStruct->ETH_CarrierSense = ETH_CarrierSense_Enable;ETH_InitStruct->ETH_Speed = ETH_Speed_10M;ETH_InitStruct->ETH_ReceiveOwn = ETH_ReceiveOwn_Enable;ETH_InitStruct->ETH_LoopbackMode = ETH_LoopbackMode_Disable;ETH_InitStruct->ETH_Mode = ETH_Mode_HalfDuplex;ETH_InitStruct->ETH_ChecksumOffload = ETH_ChecksumOffload_Disable;ETH_InitStruct->ETH_RetryTransmission = ETH_RetryTransmission_Enable;ETH_InitStruct->ETH_AutomaticPadCRCStrip = ETH_AutomaticPadCRCStrip_Disable;ETH_InitStruct->ETH_BackOffLimit = ETH_BackOffLimit_10;ETH_InitStruct->ETH_DeferralCheck = ETH_DeferralCheck_Disable;ETH_InitStruct->ETH_ReceiveAll = ETH_ReceiveAll_Disable;ETH_InitStruct->ETH_SourceAddrFilter = ETH_SourceAddrFilter_Disable;ETH_InitStruct->ETH_PassControlFrames = ETH_PassControlFrames_BlockAll;ETH_InitStruct->ETH_BroadcastFramesReception = ETH_BroadcastFramesReception_Disable;ETH_InitStruct->ETH_DestinationAddrFilter = ETH_DestinationAddrFilter_Normal;ETH_InitStruct->ETH_PromiscuousMode = ETH_PromiscuousMode_Disable;ETH_InitStruct->ETH_MulticastFramesFilter = ETH_MulticastFramesFilter_Perfect;ETH_InitStruct->ETH_UnicastFramesFilter = ETH_UnicastFramesFilter_Perfect;ETH_InitStruct->ETH_HashTableHigh = 0x0;ETH_InitStruct->ETH_HashTableLow = 0x0;ETH_InitStruct->ETH_PauseTime = 0x0;ETH_InitStruct->ETH_ZeroQuantaPause = ETH_ZeroQuantaPause_Disable;ETH_InitStruct->ETH_PauseLowThreshold = ETH_PauseLowThreshold_Minus4;ETH_InitStruct->ETH_UnicastPauseFrameDetect = ETH_UnicastPauseFrameDetect_Disable;ETH_InitStruct->ETH_ReceiveFlowControl = ETH_ReceiveFlowControl_Disable;ETH_InitStruct->ETH_TransmitFlowControl = ETH_TransmitFlowControl_Disable;ETH_InitStruct->ETH_VLANTagComparison = ETH_VLANTagComparison_16Bit;ETH_InitStruct->ETH_VLANTagIdentifier = 0x0;/*------------------------ DMA -----------------------------------*/ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame = ETH_DropTCPIPChecksumErrorFrame_Disable;ETH_InitStruct->ETH_ReceiveStoreForward = ETH_ReceiveStoreForward_Enable;ETH_InitStruct->ETH_FlushReceivedFrame = ETH_FlushReceivedFrame_Disable;ETH_InitStruct->ETH_TransmitStoreForward = ETH_TransmitStoreForward_Enable;ETH_InitStruct->ETH_TransmitThresholdControl = ETH_TransmitThresholdControl_64Bytes;ETH_InitStruct->ETH_ForwardErrorFrames = ETH_ForwardErrorFrames_Disable;ETH_InitStruct->ETH_ForwardUndersizedGoodFrames = ETH_ForwardUndersizedGoodFrames_Disable;ETH_InitStruct->ETH_ReceiveThresholdControl = ETH_ReceiveThresholdControl_64Bytes;ETH_InitStruct->ETH_SecondFrameOperate = ETH_SecondFrameOperate_Disable;ETH_InitStruct->ETH_AddressAlignedBeats = ETH_AddressAlignedBeats_Enable;ETH_InitStruct->ETH_FixedBurst = ETH_FixedBurst_Disable;ETH_InitStruct->ETH_RxDMABurstLength = ETH_RxDMABurstLength_1Beat;ETH_InitStruct->ETH_TxDMABurstLength = ETH_TxDMABurstLength_1Beat;ETH_InitStruct->ETH_DescriptorSkipLength = 0x0;ETH_InitStruct->ETH_DMAArbitration = ETH_DMAArbitration_RoundRobin_RxTx_1_1;}/*** @brief Enables ENET MAC and DMA reception/transmission* @param None* @retval None*/void ETH_Start(void){/* Enable transmit state machine of the MAC for transmission on the MII */ETH_MACTransmissionCmd(ENABLE);/* Flush Transmit FIFO */ETH_FlushTransmitFIFO();/* Enable receive state machine of the MAC for reception from the MII */ETH_MACReceptionCmd(ENABLE);/* Start DMA transmission */ETH_DMATransmissionCmd(ENABLE);/* Start DMA reception */ETH_DMAReceptionCmd(ENABLE);}/*** @brief Transmits a packet, from application buffer, pointed by ppkt.* @param ppkt: pointer to the application's packet buffer to transmit.* @param FrameLength: Tx Packet size.* @retval ETH_ERROR: in case of Tx desc owned by DMA* ETH_SUCCESS: for correct transmission*/uint32_t ETH_HandleTxPkt(uint8_t *ppkt, uint16_t FrameLength){uint32_t offset = 0;/* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */if((DMATxDescToSet->Status & ETH_DMATxDesc_OWN) != (uint32_t)RESET){/* Return ERROR: OWN bit set */return ETH_ERROR;}/* Copy the frame to be sent into memory pointed by the current ETHERNET DMA Tx descriptor */for(offset=0; offset<FrameLength; offset++){(*(__IO uint8_t *)((DMATxDescToSet->Buffer1Addr) + offset)) = (*(ppkt + offset));}/* Setting the Frame Length: bits[12:0] */DMATxDescToSet->ControlBufferSize = (FrameLength & ETH_DMATxDesc_TBS1);/* Setting the last segment and first segment bits (in this case a frame is transmitted in one descriptor) */DMATxDescToSet->Status |= ETH_DMATxDesc_LS | ETH_DMATxDesc_FS;/* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */DMATxDescToSet->Status |= ETH_DMATxDesc_OWN;/* When Tx Buffer unavailable flag is set: clear it and resume transmission */if ((ETH->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET){/* Clear TBUS ETHERNET DMA flag */ETH->DMASR = ETH_DMASR_TBUS;/* Resume DMA transmission*/ETH->DMATPDR = 0;}/* Update the ETHERNET DMA global Tx descriptor with next Tx decriptor *//* Chained Mode */if((DMATxDescToSet->Status & ETH_DMATxDesc_TCH) != (uint32_t)RESET){/* Selects the next DMA Tx descriptor list for next buffer to send */DMATxDescToSet = (ETH_DMADESCTypeDef*) (DMATxDescToSet->Buffer2NextDescAddr);}else /* Ring Mode */{if((DMATxDescToSet->Status & ETH_DMATxDesc_TER) != (uint32_t)RESET){/* Selects the first DMA Tx descriptor for next buffer to send: last Tx descriptor was used */DMATxDescToSet = (ETH_DMADESCTypeDef*) (ETH->DMATDLAR);}else{/* Selects the next DMA Tx descriptor list for next buffer to send */DMATxDescToSet = (ETH_DMADESCTypeDef*) ((uint32_t)DMATxDescToSet + 0x10 + ((ETH->DMABMR & ETH_DMABMR_DSL) >> 2));}}/* Return SUCCESS */return ETH_SUCCESS;}/*** @brief Receives a packet and copies it to memory pointed by ppkt.* @param ppkt: pointer to the application packet receive buffer.* @retval ETH_ERROR: if there is error in reception* framelength: received packet size if packet reception is correct*/uint32_t ETH_HandleRxPkt(uint8_t *ppkt){uint32_t offset = 0, framelength = 0;/* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */if((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) != (uint32_t)RESET){/* Return error: OWN bit set */return ETH_ERROR;}if(((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (uint32_t)RESET) &&((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (uint32_t)RESET)){/* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */framelength = ((DMARxDescToGet->Status & ETH_DMARxDesc_FL) >> ETH_DMARXDESC_FRAME_LENGTHSHIFT) - 4;/* Copy the received frame into buffer from memory pointed by the current ETHERNET DMA Rx descriptor */for(offset=0; offset<framelength; offset++){(*(ppkt + offset)) = (*(__IO uint8_t *)((DMARxDescToGet->Buffer1Addr) + offset));}}else{/* Return ERROR */framelength = ETH_ERROR;}/* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */DMARxDescToGet->Status = ETH_DMARxDesc_OWN;/* When Rx Buffer unavailable flag is set: clear it and resume reception */if ((ETH->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET){/* Clear RBUS ETHERNET DMA flag */ETH->DMASR = ETH_DMASR_RBUS;/* Resume DMA reception */ETH->DMARPDR = 0;}/* Update the ETHERNET DMA global Rx descriptor with next Rx decriptor *//* Chained Mode */if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (uint32_t)RESET){/* Selects the next DMA Rx descriptor list for next buffer to read */DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMARxDescToGet->Buffer2NextDescAddr);}else /* Ring Mode */{if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (uint32_t)RESET){/* Selects the first DMA Rx descriptor for next buffer to read: last Rx descriptor was used */DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH->DMARDLAR);}else{/* Selects the next DMA Rx descriptor list for next buffer to read */DMARxDescToGet = (ETH_DMADESCTypeDef*) ((uint32_t)DMARxDescToGet + 0x10 + ((ETH->DMABMR & ETH_DMABMR_DSL) >> 2));}}/* Return Frame Length/ERROR */return (framelength);}/*** @brief Get the size of received the received packet.* @param None* @retval framelength: received packet size*/uint32_t ETH_GetRxPktSize(void){uint32_t frameLength = 0;if(((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) == (uint32_t)RESET) &&((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (uint32_t)RESET) &&((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (uint32_t)RESET)){/* Get the size of the packet: including 4 bytes of the CRC */frameLength = ETH_GetDMARxDescFrameLength(DMARxDescToGet);}/* Return Frame Length */return frameLength;}/*** @brief Drop a Received packet (too small packet, etc...)* @param None* @retval None*/void ETH_DropRxPkt(void){/* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */DMARxDescToGet->Status = ETH_DMARxDesc_OWN;/* Chained Mode */if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (uint32_t)RESET){/* Selects the next DMA Rx descriptor list for next buffer read */DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMARxDescToGet->Buffer2NextDescAddr);}else /* Ring Mode */{if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (uint32_t)RESET){/* Selects the next DMA Rx descriptor list for next buffer read: this willbe the first Rx descriptor in this case */DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH->DMARDLAR);}else{/* Selects the next DMA Rx descriptor list for next buffer read */DMARxDescToGet = (ETH_DMADESCTypeDef*) ((uint32_t)DMARxDescToGet + 0x10 + ((ETH->DMABMR & ETH_DMABMR_DSL) >> 2));}}}/*--------------------------------- PHY ------------------------------------*//*** @brief Read a PHY register* @param PHYAddress: PHY device address, is the index of one of supported 32 PHY devices.* This parameter can be one of the following values: 0,..,31* @param PHYReg: PHY register address, is the index of one of the 32 PHY register.* This parameter can be one of the following values:*@arg PHY_BCR: Tranceiver Basic Control Register*@arg PHY_BSR: Tranceiver Basic Status Register*@arg PHY_SR : Tranceiver Status Register*@arg More PHY register could be read depending on the used PHY* @retval ETH_ERROR: in case of timeout* MAC MIIDR register value: Data read from the selected PHY register (correct read )*/uint16_t ETH_ReadPHYRegister(uint16_t PHYAddress, uint16_t PHYReg){uint32_t tmpreg = 0;__IO uint32_t timeout = 0;/* Check the parameters */assert_param(IS_ETH_PHY_ADDRESS(PHYAddress));assert_param(IS_ETH_PHY_REG(PHYReg));/* Get the ETHERNET MACMIIAR value */tmpreg = ETH->MACMIIAR;/* Keep only the CSR Clock Range CR[2:0] bits value */tmpreg &= ~MACMIIAR_CR_MASK;/* Prepare the MII address register value */tmpreg |=(((uint32_t)PHYAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);/* Set the PHY register address */tmpreg &= ~ETH_MACMIIAR_MW;/* Set the read mode */tmpreg |= ETH_MACMIIAR_MB; /* Set the MII Busy bit *//* Write the result value into the MII Address register */ETH->MACMIIAR = tmpreg;/* Check for the Busy flag */do{timeout++;tmpreg = ETH->MACMIIAR;}while ((tmpreg & ETH_MACMIIAR_MB) && (timeout < (uint32_t)PHY_READ_TO));/* Return ERROR in case of timeout */if(timeout == PHY_READ_TO){return (uint16_t)ETH_ERROR;}/* Return data register value */return (uint16_t)(ETH->MACMIIDR);}/*** @brief Write to a PHY register* @param PHYAddress: PHY device address, is the index of one of supported 32 PHY devices.* This parameter can be one of the following values: 0,..,31* @param PHYReg: PHY register address, is the index of one of the 32 PHY register.* This parameter can be one of the following values:*@arg PHY_BCR : Tranceiver Control Register*@arg More PHY register could be written depending on the used PHY* @param PHYValue: the value to write* @retval ETH_ERROR: in case of timeout* ETH_SUCCESS: for correct write*/uint32_t ETH_WritePHYRegister(uint16_t PHYAddress, uint16_t PHYReg, uint16_t PHYValue){uint32_t tmpreg = 0;__IO uint32_t timeout = 0;/* Check the parameters */assert_param(IS_ETH_PHY_ADDRESS(PHYAddress));assert_param(IS_ETH_PHY_REG(PHYReg));/* Get the ETHERNET MACMIIAR value */tmpreg = ETH->MACMIIAR;/* Keep only the CSR Clock Range CR[2:0] bits value */tmpreg &= ~MACMIIAR_CR_MASK;/* Prepare the MII register address value */tmpreg |=(((uint32_t)PHYAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);/* Set the PHY register address */tmpreg |= ETH_MACMIIAR_MW; /* Set the write mode */tmpreg |= ETH_MACMIIAR_MB; /* Set the MII Busy bit *//* Give the value to the MII data register */ETH->MACMIIDR = PHYValue;/* Write the result value into the MII Address register */ETH->MACMIIAR = tmpreg;/* Check for the Busy flag */do{timeout++;tmpreg = ETH->MACMIIAR;}while ((tmpreg & ETH_MACMIIAR_MB) && (timeout < (uint32_t)PHY_WRITE_TO));/* Return ERROR in case of timeout */if(timeout == PHY_WRITE_TO){return ETH_ERROR;}/* Return SUCCESS */return ETH_SUCCESS;}/*** @brief Enables or disables the PHY loopBack mode.* @Note: Don't be confused with ETH_MACLoopBackCmd function which enables internal* loopback at MII level* @param PHYAddress: PHY device address, is the index of one of supported 32 PHY devices.* This parameter can be one of the following values:* @param NewState: new state of the PHY loopBack mode.* This parameter can be: ENABLE or DISABLE.* @retval ETH_ERROR: in case of bad PHY configuration* ETH_SUCCESS: for correct PHY configuration*/uint32_t ETH_PHYLoopBackCmd(uint16_t PHYAddress, FunctionalState NewState){uint16_t tmpreg = 0;/* Check the parameters */assert_param(IS_ETH_PHY_ADDRESS(PHYAddress));assert_param(IS_FUNCTIONAL_STATE(NewState));/* Get the PHY configuration to update it */tmpreg = ETH_ReadPHYRegister(PHYAddress, PHY_BCR);if (NewState != DISABLE){/* Enable the PHY loopback mode */tmpreg |= PHY_Loopback;}else{/* Disable the PHY loopback mode: normal mode */tmpreg &= (uint16_t)(~(uint16_t)PHY_Loopback);}/* Update the PHY control register with the new configuration */if(ETH_WritePHYRegister(PHYAddress, PHY_BCR, tmpreg) != (uint32_t)RESET){return ETH_SUCCESS;}else{/* Return SUCCESS */return ETH_ERROR;}}/*--------------------------------- MAC ------------------------------------*//*** @brief Enables or disables the MAC transmission.* @param NewState: new state of the MAC transmission.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MACTransmissionCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the MAC transmission */ETH->MACCR |= ETH_MACCR_TE;}else{/* Disable the MAC transmission */ETH->MACCR &= ~ETH_MACCR_TE;}}/*** @brief Enables or disables the MAC reception.* @param NewState: new state of the MAC reception.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MACReceptionCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the MAC reception */ETH->MACCR |= ETH_MACCR_RE;}else{/* Disable the MAC reception */ETH->MACCR &= ~ETH_MACCR_RE;}}/*** @brief Checks whether the ETHERNET flow control busy bit is set or not.* @param None* @retval The new state of flow control busy status bit (SET or RESET).*/FlagStatus ETH_GetFlowControlBusyStatus(void){FlagStatus bitstatus = RESET;/* The Flow Control register should not be written to until this bit is cleared */if ((ETH->MACFCR & ETH_MACFCR_FCBBPA) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Initiate a Pause Control Frame (Full-duplex only).* @param None* @retval None*/void ETH_InitiatePauseControlFrame(void){/* When Set In full duplex MAC initiates pause control frame */ETH->MACFCR |= ETH_MACFCR_FCBBPA;}/*** @brief Enables or disables the MAC BackPressure operation activation (Half-duplex only).* @param NewState: new state of the MAC BackPressure operation activation.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_BackPressureActivationCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Activate the MAC BackPressure operation *//* In Half duplex: during backpressure, when the MAC receives a new frame,the transmitter starts sending a JAM pattern resulting in a collision */ETH->MACFCR |= ETH_MACFCR_FCBBPA;}else{/* Desactivate the MAC BackPressure operation */ETH->MACFCR &= ~ETH_MACFCR_FCBBPA;}}/*** @brief Checks whether the specified ETHERNET MAC flag is set or not.* @param ETH_MAC_FLAG: specifies the flag to check.* This parameter can be one of the following values:*@arg ETH_MAC_FLAG_TST : Time stamp trigger flag*@arg ETH_MAC_FLAG_MMCT : MMC transmit flag*@arg ETH_MAC_FLAG_MMCR : MMC receive flag*@arg ETH_MAC_FLAG_MMC : MMC flag*@arg ETH_MAC_FLAG_PMT : PMT flag* @retval The new state of ETHERNET MAC flag (SET or RESET).*/FlagStatus ETH_GetMACFlagStatus(uint32_t ETH_MAC_FLAG){FlagStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_MAC_GET_FLAG(ETH_MAC_FLAG));if ((ETH->MACSR & ETH_MAC_FLAG) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Checks whether the specified ETHERNET MAC interrupt has occurred or not.* @param ETH_MAC_IT: specifies the interrupt source to check.* This parameter can be one of the following values:*@arg ETH_MAC_IT_TST : Time stamp trigger interrupt*@arg ETH_MAC_IT_MMCT : MMC transmit interrupt*@arg ETH_MAC_IT_MMCR : MMC receive interrupt*@arg ETH_MAC_IT_MMC : MMC interrupt*@arg ETH_MAC_IT_PMT : PMT interrupt* @retval The new state of ETHERNET MAC interrupt (SET or RESET).*/ITStatus ETH_GetMACITStatus(uint32_t ETH_MAC_IT){ITStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_MAC_GET_IT(ETH_MAC_IT));if ((ETH->MACSR & ETH_MAC_IT) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Enables or disables the specified ETHERNET MAC interrupts.* @param ETH_MAC_IT: specifies the ETHERNET MAC interrupt sources to be* enabled or disabled.* This parameter can be any combination of the following values:*@arg ETH_MAC_IT_TST : Time stamp trigger interrupt*@arg ETH_MAC_IT_PMT : PMT interrupt* @param NewState: new state of the specified ETHERNET MAC interrupts.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MACITConfig(uint32_t ETH_MAC_IT, FunctionalState NewState){/* Check the parameters */assert_param(IS_ETH_MAC_IT(ETH_MAC_IT));assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected ETHERNET MAC interrupts */ETH->MACIMR &= (~(uint32_t)ETH_MAC_IT);}else{/* Disable the selected ETHERNET MAC interrupts */ETH->MACIMR |= ETH_MAC_IT;}}/*** @brief Configures the selected MAC address.* @param MacAddr: The MAC addres to configure.* This parameter can be one of the following values:*@arg ETH_MAC_Address0 : MAC Address0*@arg ETH_MAC_Address1 : MAC Address1*@arg ETH_MAC_Address2 : MAC Address2*@arg ETH_MAC_Address3 : MAC Address3* @param Addr: Pointer on MAC address buffer data (6 bytes).* @retval None*/void ETH_MACAddressConfig(uint32_t MacAddr, uint8_t *Addr){uint32_t tmpreg;/* Check the parameters */assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));/* Calculate the selectecd MAC address high register */tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];/* Load the selectecd MAC address high register */(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) = tmpreg;/* Calculate the selectecd MAC address low register */tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];/* Load the selectecd MAC address low register */(*(__IO uint32_t *) (ETH_MAC_ADDR_LBASE + MacAddr)) = tmpreg;}/*** @brief Get the selected MAC address.* @param MacAddr: The MAC addres to return.* This parameter can be one of the following values:*@arg ETH_MAC_Address0 : MAC Address0*@arg ETH_MAC_Address1 : MAC Address1*@arg ETH_MAC_Address2 : MAC Address2*@arg ETH_MAC_Address3 : MAC Address3* @param Addr: Pointer on MAC address buffer data (6 bytes).* @retval None*/void ETH_GetMACAddress(uint32_t MacAddr, uint8_t *Addr){uint32_t tmpreg;/* Check the parameters */assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));/* Get the selectecd MAC address high register */tmpreg =(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr));/* Calculate the selectecd MAC address buffer */Addr[5] = ((tmpreg >> 8) & (uint8_t)0xFF);Addr[4] = (tmpreg & (uint8_t)0xFF);/* Load the selectecd MAC address low register */tmpreg =(*(__IO uint32_t *) (ETH_MAC_ADDR_LBASE + MacAddr));/* Calculate the selectecd MAC address buffer */Addr[3] = ((tmpreg >> 24) & (uint8_t)0xFF);Addr[2] = ((tmpreg >> 16) & (uint8_t)0xFF);Addr[1] = ((tmpreg >> 8 ) & (uint8_t)0xFF);Addr[0] = (tmpreg & (uint8_t)0xFF);}/*** @brief Enables or disables the Address filter module uses the specified* ETHERNET MAC address for perfect filtering* @param MacAddr: specifies the ETHERNET MAC address to be used for prfect filtering.* This parameter can be one of the following values:*@arg ETH_MAC_Address1 : MAC Address1*@arg ETH_MAC_Address2 : MAC Address2*@arg ETH_MAC_Address3 : MAC Address3* @param NewState: new state of the specified ETHERNET MAC address use.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MACAddressPerfectFilterCmd(uint32_t MacAddr, FunctionalState NewState){/* Check the parameters */assert_param(IS_ETH_MAC_ADDRESS123(MacAddr));assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected ETHERNET MAC address for perfect filtering */(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) |= ETH_MACA1HR_AE;}else{/* Disable the selected ETHERNET MAC address for perfect filtering */(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) &=(~(uint32_t)ETH_MACA1HR_AE);}}/*** @brief Set the filter type for the specified ETHERNET MAC address* @param MacAddr: specifies the ETHERNET MAC address* This parameter can be one of the following values:*@arg ETH_MAC_Address1 : MAC Address1*@arg ETH_MAC_Address2 : MAC Address2*@arg ETH_MAC_Address3 : MAC Address3* @param Filter: specifies the used frame received field for comparaison* This parameter can be one of the following values:*@arg ETH_MAC_AddressFilter_SA : MAC Address is used to compare with the* SA fields of the received frame.*@arg ETH_MAC_AddressFilter_DA : MAC Address is used to compare with the* DA fields of the received frame.* @retval None*/void ETH_MACAddressFilterConfig(uint32_t MacAddr, uint32_t Filter){/* Check the parameters */assert_param(IS_ETH_MAC_ADDRESS123(MacAddr));assert_param(IS_ETH_MAC_ADDRESS_FILTER(Filter));if (Filter != ETH_MAC_AddressFilter_DA){/* The selected ETHERNET MAC address is used to compare with the SA fields of thereceived frame. */(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) |= ETH_MACA1HR_SA;}else{/* The selected ETHERNET MAC address is used to compare with the DA fields of thereceived frame. */(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) &=(~(uint32_t)ETH_MACA1HR_SA);}}/*** @brief Set the filter type for the specified ETHERNET MAC address* @param MacAddr: specifies the ETHERNET MAC address* This parameter can be one of the following values:*@arg ETH_MAC_Address1 : MAC Address1*@arg ETH_MAC_Address2 : MAC Address2*@arg ETH_MAC_Address3 : MAC Address3* @param MaskByte: specifies the used address bytes for comparaison* This parameter can be any combination of the following values:*@arg ETH_MAC_AddressMask_Byte6 : Mask MAC Address high reg bits [15:8].*@arg ETH_MAC_AddressMask_Byte5 : Mask MAC Address high reg bits [7:0].*@arg ETH_MAC_AddressMask_Byte4 : Mask MAC Address low reg bits [31:24].*@arg ETH_MAC_AddressMask_Byte3 : Mask MAC Address low reg bits [23:16].*@arg ETH_MAC_AddressMask_Byte2 : Mask MAC Address low reg bits [15:8].*@arg ETH_MAC_AddressMask_Byte1 : Mask MAC Address low reg bits [7:0].* @retval None*/void ETH_MACAddressMaskBytesFilterConfig(uint32_t MacAddr, uint32_t MaskByte){/* Check the parameters */assert_param(IS_ETH_MAC_ADDRESS123(MacAddr));assert_param(IS_ETH_MAC_ADDRESS_MASK(MaskByte));/* Clear MBC bits in the selected MAC address high register */(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) &=(~(uint32_t)ETH_MACA1HR_MBC);/* Set the selected Filetr mask bytes */(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) |= MaskByte;}/*------------------------ DMA Tx/Rx Desciptors -----------------------------*//*** @brief Initializes the DMA Tx descriptors in chain mode.* @param DMATxDescTab: Pointer on the first Tx desc list* @param TxBuff: Pointer on the first TxBuffer list* @param TxBuffCount: Number of the used Tx desc in the list* @retval None*/void ETH_DMATxDescChainInit(ETH_DMADESCTypeDef *DMATxDescTab, uint8_t* TxBuff, uint32_t TxBuffCount){uint32_t i = 0;ETH_DMADESCTypeDef *DMATxDesc;/* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */DMATxDescToSet = DMATxDescTab;/* Fill each DMATxDesc descriptor with the right values */for(i=0; i < TxBuffCount; i++){/* Get the pointer on the ith member of the Tx Desc list */DMATxDesc = DMATxDescTab + i;/* Set Second Address Chained bit */DMATxDesc->Status = ETH_DMATxDesc_TCH;/* Set Buffer1 address pointer */DMATxDesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_MAX_PACKET_SIZE]);/* Initialize the next descriptor with the Next Desciptor Polling Enable */if(i < (TxBuffCount-1)){/* Set next descriptor address register with next descriptor base address */DMATxDesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);}else{/* For last descriptor, set next descriptor address register equal to the first descriptor base address */DMATxDesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;}}/* Set Transmit Desciptor List Address Register */ETH->DMATDLAR = (uint32_t) DMATxDescTab;}/*** @brief Initializes the DMA Tx descriptors in ring mode.* @param DMATxDescTab: Pointer on the first Tx desc list* @param TxBuff1: Pointer on the first TxBuffer1 list* @param TxBuff2: Pointer on the first TxBuffer2 list* @param TxBuffCount: Number of the used Tx desc in the list* Note: see decriptor skip length defined in ETH_DMA_InitStruct* for the number of Words to skip between two unchained descriptors.* @retval None*/void ETH_DMATxDescRingInit(ETH_DMADESCTypeDef *DMATxDescTab, uint8_t *TxBuff1, uint8_t *TxBuff2, uint32_t TxBuffCount){uint32_t i = 0;ETH_DMADESCTypeDef *DMATxDesc;/* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */DMATxDescToSet = DMATxDescTab;/* Fill each DMATxDesc descriptor with the right values */for(i=0; i < TxBuffCount; i++){/* Get the pointer on the ith member of the Tx Desc list */DMATxDesc = DMATxDescTab + i;/* Set Buffer1 address pointer */DMATxDesc->Buffer1Addr = (uint32_t)(&TxBuff1[i*ETH_MAX_PACKET_SIZE]);/* Set Buffer2 address pointer */DMATxDesc->Buffer2NextDescAddr = (uint32_t)(&TxBuff2[i*ETH_MAX_PACKET_SIZE]);/* Set Transmit End of Ring bit for last descriptor: The DMA returns to the baseaddress of the list, creating a Desciptor Ring */if(i == (TxBuffCount-1)){/* Set Transmit End of Ring bit */DMATxDesc->Status = ETH_DMATxDesc_TER;}}/* Set Transmit Desciptor List Address Register */ETH->DMATDLAR = (uint32_t) DMATxDescTab;}/*** @brief Checks whether the specified ETHERNET DMA Tx Desc flag is set or not.* @param DMATxDesc: pointer on a DMA Tx descriptor* @param ETH_DMATxDescFlag: specifies the flag to check.* This parameter can be one of the following values:*@arg ETH_DMATxDesc_OWN : OWN bit: descriptor is owned by DMA engine*@arg ETH_DMATxDesc_IC : Interrupt on completetion*@arg ETH_DMATxDesc_LS : Last Segment*@arg ETH_DMATxDesc_FS : First Segment*@arg ETH_DMATxDesc_DC : Disable CRC*@arg ETH_DMATxDesc_DP : Disable Pad*@arg ETH_DMATxDesc_TTSE: Transmit Time Stamp Enable*@arg ETH_DMATxDesc_TER : Transmit End of Ring*@arg ETH_DMATxDesc_TCH : Second Address Chained*@arg ETH_DMATxDesc_TTSS: Tx Time Stamp Status*@arg ETH_DMATxDesc_IHE : IP Header Error*@arg ETH_DMATxDesc_ES : Error summary*@arg ETH_DMATxDesc_JT : Jabber Timeout*@arg ETH_DMATxDesc_FF : Frame Flushed: DMA/MTL flushed the frame due to SW flush*@arg ETH_DMATxDesc_PCE : Payload Checksum Error*@arg ETH_DMATxDesc_LCA : Loss of Carrier: carrier lost during tramsmission*@arg ETH_DMATxDesc_NC : No Carrier: no carrier signal from the tranceiver*@arg ETH_DMATxDesc_LCO : Late Collision: transmission aborted due to collision*@arg ETH_DMATxDesc_EC : Excessive Collision: transmission aborted after 16 collisions*@arg ETH_DMATxDesc_VF : VLAN Frame*@arg ETH_DMATxDesc_CC : Collision Count*@arg ETH_DMATxDesc_ED : Excessive Deferral*@arg ETH_DMATxDesc_UF : Underflow Error: late data arrival from the memory*@arg ETH_DMATxDesc_DB : Deferred Bit* @retval The new state of ETH_DMATxDescFlag (SET or RESET).*/FlagStatus ETH_GetDMATxDescFlagStatus(ETH_DMADESCTypeDef *DMATxDesc, uint32_t ETH_DMATxDescFlag){FlagStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_DMATxDESC_GET_FLAG(ETH_DMATxDescFlag));if ((DMATxDesc->Status & ETH_DMATxDescFlag) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Returns the specified ETHERNET DMA Tx Desc collision count.* @param DMATxDesc: pointer on a DMA Tx descriptor* @retval The Transmit descriptor collision counter value.*/uint32_t ETH_GetDMATxDescCollisionCount(ETH_DMADESCTypeDef *DMATxDesc){/* Return the Receive descriptor frame length */return ((DMATxDesc->Status & ETH_DMATxDesc_CC) >> ETH_DMATXDESC_COLLISION_COUNTSHIFT);}/*** @brief Set the specified DMA Tx Desc Own bit.* @param DMATxDesc: Pointer on a Tx desc* @retval None*/void ETH_SetDMATxDescOwnBit(ETH_DMADESCTypeDef *DMATxDesc){/* Set the DMA Tx Desc Own bit */DMATxDesc->Status |= ETH_DMATxDesc_OWN;}/*** @brief Enables or disables the specified DMA Tx Desc Transmit interrupt.* @param DMATxDesc: Pointer on a Tx desc* @param NewState: new state of the DMA Tx Desc transmit interrupt.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMATxDescTransmitITConfig(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the DMA Tx Desc Transmit interrupt */DMATxDesc->Status |= ETH_DMATxDesc_IC;}else{/* Disable the DMA Tx Desc Transmit interrupt */DMATxDesc->Status &=(~(uint32_t)ETH_DMATxDesc_IC);}}/*** @brief Enables or disables the specified DMA Tx Desc Transmit interrupt.* @param DMATxDesc: Pointer on a Tx desc* @param DMATxDesc_FrameSegment: specifies is the actual Tx desc contain last or first segment.* This parameter can be one of the following values:*@arg ETH_DMATxDesc_LastSegment : actual Tx desc contain last segment*@arg ETH_DMATxDesc_FirstSegment : actual Tx desc contain first segment* @retval None*/void ETH_DMATxDescFrameSegmentConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t DMATxDesc_FrameSegment){/* Check the parameters */assert_param(IS_ETH_DMA_TXDESC_SEGMENT(DMATxDesc_FrameSegment));/* Selects the DMA Tx Desc Frame segment */DMATxDesc->Status |= DMATxDesc_FrameSegment;}/*** @brief Selects the specified ETHERNET DMA Tx Desc Checksum Insertion.* @param DMATxDesc: pointer on a DMA Tx descriptor* @param DMATxDesc_Checksum: specifies is the DMA Tx desc checksum insertion.* This parameter can be one of the following values:*@arg ETH_DMATxDesc_ChecksumByPass : Checksum bypass*@arg ETH_DMATxDesc_ChecksumIPV4Header : IPv4 header checksum*@arg ETH_DMATxDesc_ChecksumTCPUDPICMPSegment : TCP/UDP/ICMP checksum. Pseudo header checksum is assumed to be present*@arg ETH_DMATxDesc_ChecksumTCPUDPICMPFull : TCP/UDP/ICMP checksum fully in hardware including pseudo header* @retval None*/void ETH_DMATxDescChecksumInsertionConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t DMATxDesc_Checksum){/* Check the parameters */assert_param(IS_ETH_DMA_TXDESC_CHECKSUM(DMATxDesc_Checksum));/* Set the selected DMA Tx desc checksum insertion control */DMATxDesc->Status |= DMATxDesc_Checksum;}/*** @brief Enables or disables the DMA Tx Desc CRC.* @param DMATxDesc: pointer on a DMA Tx descriptor* @param NewState: new state of the specified DMA Tx Desc CRC.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMATxDescCRCCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected DMA Tx Desc CRC */DMATxDesc->Status &= (~(uint32_t)ETH_DMATxDesc_DC);}else{/* Disable the selected DMA Tx Desc CRC */DMATxDesc->Status |= ETH_DMATxDesc_DC;}}/*** @brief Enables or disables the DMA Tx Desc end of ring.* @param DMATxDesc: pointer on a DMA Tx descriptor* @param NewState: new state of the specified DMA Tx Desc end of ring.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMATxDescEndOfRingCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected DMA Tx Desc end of ring */DMATxDesc->Status |= ETH_DMATxDesc_TER;}else{/* Disable the selected DMA Tx Desc end of ring */DMATxDesc->Status &= (~(uint32_t)ETH_DMATxDesc_TER);}}/*** @brief Enables or disables the DMA Tx Desc second address chained.* @param DMATxDesc: pointer on a DMA Tx descriptor* @param NewState: new state of the specified DMA Tx Desc second address chained.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMATxDescSecondAddressChainedCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected DMA Tx Desc second address chained */DMATxDesc->Status |= ETH_DMATxDesc_TCH;}else{/* Disable the selected DMA Tx Desc second address chained */DMATxDesc->Status &=(~(uint32_t)ETH_DMATxDesc_TCH);}}/*** @brief Enables or disables the DMA Tx Desc padding for frame shorter than 64 bytes.* @param DMATxDesc: pointer on a DMA Tx descriptor* @param NewState: new state of the specified DMA Tx Desc padding for frame shorter than 64 bytes.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMATxDescShortFramePaddingCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected DMA Tx Desc padding for frame shorter than 64 bytes */DMATxDesc->Status &= (~(uint32_t)ETH_DMATxDesc_DP);}else{/* Disable the selected DMA Tx Desc padding for frame shorter than 64 bytes*/DMATxDesc->Status |= ETH_DMATxDesc_DP;}}/*** @brief Enables or disables the DMA Tx Desc time stamp.* @param DMATxDesc: pointer on a DMA Tx descriptor* @param NewState: new state of the specified DMA Tx Desc time stamp.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMATxDescTimeStampCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected DMA Tx Desc time stamp */DMATxDesc->Status |= ETH_DMATxDesc_TTSE;}else{/* Disable the selected DMA Tx Desc time stamp */DMATxDesc->Status &=(~(uint32_t)ETH_DMATxDesc_TTSE);}}/*** @brief Configures the specified DMA Tx Desc buffer1 and buffer2 sizes.* @param DMATxDesc: Pointer on a Tx desc* @param BufferSize1: specifies the Tx desc buffer1 size.* @param BufferSize2: specifies the Tx desc buffer2 size (put "0" if not used).* @retval None*/void ETH_DMATxDescBufferSizeConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t BufferSize1, uint32_t BufferSize2){/* Check the parameters */assert_param(IS_ETH_DMATxDESC_BUFFER_SIZE(BufferSize1));assert_param(IS_ETH_DMATxDESC_BUFFER_SIZE(BufferSize2));/* Set the DMA Tx Desc buffer1 and buffer2 sizes values */DMATxDesc->ControlBufferSize |= (BufferSize1 | (BufferSize2 << ETH_DMATXDESC_BUFFER2_SIZESHIFT));}/*** @brief Initializes the DMA Rx descriptors in chain mode.* @param DMARxDescTab: Pointer on the first Rx desc list* @param RxBuff: Pointer on the first RxBuffer list* @param RxBuffCount: Number of the used Rx desc in the list* @retval None*/void ETH_DMARxDescChainInit(ETH_DMADESCTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount){uint32_t i = 0;ETH_DMADESCTypeDef *DMARxDesc;/* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */DMARxDescToGet = DMARxDescTab;/* Fill each DMARxDesc descriptor with the right values */for(i=0; i < RxBuffCount; i++){/* Get the pointer on the ith member of the Rx Desc list */DMARxDesc = DMARxDescTab+i;/* Set Own bit of the Rx descriptor Status */DMARxDesc->Status = ETH_DMARxDesc_OWN;/* Set Buffer1 size and Second Address Chained bit */DMARxDesc->ControlBufferSize = ETH_DMARxDesc_RCH | (uint32_t)ETH_MAX_PACKET_SIZE;/* Set Buffer1 address pointer */DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_MAX_PACKET_SIZE]);/* Initialize the next descriptor with the Next Desciptor Polling Enable */if(i < (RxBuffCount-1)){/* Set next descriptor address register with next descriptor base address */DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1);}else{/* For last descriptor, set next descriptor address register equal to the first descriptor base address */DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);}}/* Set Receive Desciptor List Address Register */ETH->DMARDLAR = (uint32_t) DMARxDescTab;}/*** @brief Initializes the DMA Rx descriptors in ring mode.* @param DMARxDescTab: Pointer on the first Rx desc list* @param RxBuff1: Pointer on the first RxBuffer1 list* @param RxBuff2: Pointer on the first RxBuffer2 list* @param RxBuffCount: Number of the used Rx desc in the list* Note: see decriptor skip length defined in ETH_DMA_InitStruct* for the number of Words to skip between two unchained descriptors.* @retval None*/void ETH_DMARxDescRingInit(ETH_DMADESCTypeDef *DMARxDescTab, uint8_t *RxBuff1, uint8_t *RxBuff2, uint32_t RxBuffCount){uint32_t i = 0;ETH_DMADESCTypeDef *DMARxDesc;/* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */DMARxDescToGet = DMARxDescTab;/* Fill each DMARxDesc descriptor with the right values */for(i=0; i < RxBuffCount; i++){/* Get the pointer on the ith member of the Rx Desc list */DMARxDesc = DMARxDescTab+i;/* Set Own bit of the Rx descriptor Status */DMARxDesc->Status = ETH_DMARxDesc_OWN;/* Set Buffer1 size */DMARxDesc->ControlBufferSize = ETH_MAX_PACKET_SIZE;/* Set Buffer1 address pointer */DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff1[i*ETH_MAX_PACKET_SIZE]);/* Set Buffer2 address pointer */DMARxDesc->Buffer2NextDescAddr = (uint32_t)(&RxBuff2[i*ETH_MAX_PACKET_SIZE]);/* Set Receive End of Ring bit for last descriptor: The DMA returns to the baseaddress of the list, creating a Desciptor Ring */if(i == (RxBuffCount-1)){/* Set Receive End of Ring bit */DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RER;}}/* Set Receive Desciptor List Address Register */ETH->DMARDLAR = (uint32_t) DMARxDescTab;}/*** @brief Checks whether the specified ETHERNET Rx Desc flag is set or not.* @param DMARxDesc: pointer on a DMA Rx descriptor* @param ETH_DMARxDescFlag: specifies the flag to check.* This parameter can be one of the following values:*@arg ETH_DMARxDesc_OWN: OWN bit: descriptor is owned by DMA engine*@arg ETH_DMARxDesc_AFM: DA Filter Fail for the rx frame*@arg ETH_DMARxDesc_ES:Error summary*@arg ETH_DMARxDesc_DE:Desciptor error: no more descriptors for receive frame*@arg ETH_DMARxDesc_SAF: SA Filter Fail for the received frame*@arg ETH_DMARxDesc_LE:Frame size not matching with length field*@arg ETH_DMARxDesc_OE:Overflow Error: Frame was damaged due to buffer overflow*@arg ETH_DMARxDesc_VLAN: VLAN Tag: received frame is a VLAN frame*@arg ETH_DMARxDesc_FS:First descriptor of the frame*@arg ETH_DMARxDesc_LS:Last descriptor of the frame*@arg ETH_DMARxDesc_IPV4HCE:IPC Checksum Error/Giant Frame: Rx Ipv4 header checksum error*@arg ETH_DMARxDesc_LC:Late collision occurred during reception*@arg ETH_DMARxDesc_FT:Frame type - Ethernet, otherwise 802.3*@arg ETH_DMARxDesc_RWT: Receive Watchdog Timeout: watchdog timer expired during reception*@arg ETH_DMARxDesc_RE:Receive error: error reported by MII interface*@arg ETH_DMARxDesc_DE:Dribble bit error: frame contains non int multiple of 8 bits*@arg ETH_DMARxDesc_CE:CRC error*@arg ETH_DMARxDesc_MAMPCE:Rx MAC Address/Payload Checksum Error: Rx MAC address matched/ Rx Payload Checksum Error* @retval The new state of ETH_DMARxDescFlag (SET or RESET).*/FlagStatus ETH_GetDMARxDescFlagStatus(ETH_DMADESCTypeDef *DMARxDesc, uint32_t ETH_DMARxDescFlag){FlagStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_DMARxDESC_GET_FLAG(ETH_DMARxDescFlag));if ((DMARxDesc->Status & ETH_DMARxDescFlag) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Set the specified DMA Rx Desc Own bit.* @param DMARxDesc: Pointer on a Rx desc* @retval None*/void ETH_SetDMARxDescOwnBit(ETH_DMADESCTypeDef *DMARxDesc){/* Set the DMA Rx Desc Own bit */DMARxDesc->Status |= ETH_DMARxDesc_OWN;}/*** @brief Returns the specified DMA Rx Desc frame length.* @param DMARxDesc: pointer on a DMA Rx descriptor* @retval The Rx descriptor received frame length.*/uint32_t ETH_GetDMARxDescFrameLength(ETH_DMADESCTypeDef *DMARxDesc){/* Return the Receive descriptor frame length */return ((DMARxDesc->Status & ETH_DMARxDesc_FL) >> ETH_DMARXDESC_FRAME_LENGTHSHIFT);}/*** @brief Enables or disables the specified DMA Rx Desc receive interrupt.* @param DMARxDesc: Pointer on a Rx desc* @param NewState: new state of the specified DMA Rx Desc interrupt.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMARxDescReceiveITConfig(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the DMA Rx Desc receive interrupt */DMARxDesc->ControlBufferSize &=(~(uint32_t)ETH_DMARxDesc_DIC);}else{/* Disable the DMA Rx Desc receive interrupt */DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_DIC;}}/*** @brief Enables or disables the DMA Rx Desc end of ring.* @param DMARxDesc: pointer on a DMA Rx descriptor* @param NewState: new state of the specified DMA Rx Desc end of ring.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMARxDescEndOfRingCmd(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected DMA Rx Desc end of ring */DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RER;}else{/* Disable the selected DMA Rx Desc end of ring */DMARxDesc->ControlBufferSize &=(~(uint32_t)ETH_DMARxDesc_RER);}}/*** @brief Enables or disables the DMA Rx Desc second address chained.* @param DMARxDesc: pointer on a DMA Rx descriptor* @param NewState: new state of the specified DMA Rx Desc second address chained.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMARxDescSecondAddressChainedCmd(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected DMA Rx Desc second address chained */DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RCH;}else{/* Disable the selected DMA Rx Desc second address chained */DMARxDesc->ControlBufferSize &=(~(uint32_t)ETH_DMARxDesc_RCH);}}/*** @brief Returns the specified ETHERNET DMA Rx Desc buffer size.* @param DMARxDesc: pointer on a DMA Rx descriptor* @param DMARxDesc_Buffer: specifies the DMA Rx Desc buffer.* This parameter can be any one of the following values:*@arg ETH_DMARxDesc_Buffer1 : DMA Rx Desc Buffer1*@arg ETH_DMARxDesc_Buffer2 : DMA Rx Desc Buffer2* @retval The Receive descriptor frame length.*/uint32_t ETH_GetDMARxDescBufferSize(ETH_DMADESCTypeDef *DMARxDesc, uint32_t DMARxDesc_Buffer){/* Check the parameters */assert_param(IS_ETH_DMA_RXDESC_BUFFER(DMARxDesc_Buffer));if(DMARxDesc_Buffer != ETH_DMARxDesc_Buffer1){/* Return the DMA Rx Desc buffer2 size */return ((DMARxDesc->ControlBufferSize & ETH_DMARxDesc_RBS2) >> ETH_DMARXDESC_BUFFER2_SIZESHIFT);}else{/* Return the DMA Rx Desc buffer1 size */return (DMARxDesc->ControlBufferSize & ETH_DMARxDesc_RBS1);}}/*--------------------------------- DMA ------------------------------------*//*** @brief Resets all MAC subsystem internal registers and logic.* @param None* @retval None*/void ETH_SoftwareReset(void){/* Set the SWR bit: resets all MAC subsystem internal registers and logic *//* After reset all the registers holds their respective reset values */ETH->DMABMR |= ETH_DMABMR_SR;}/*** @brief Checks whether the ETHERNET software reset bit is set or not.* @param None* @retval The new state of DMA Bus Mode register SR bit (SET or RESET).*/FlagStatus ETH_GetSoftwareResetStatus(void){FlagStatus bitstatus = RESET;if((ETH->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Checks whether the specified ETHERNET DMA flag is set or not.* @param ETH_DMA_FLAG: specifies the flag to check.* This parameter can be one of the following values:*@arg ETH_DMA_FLAG_TST : Time-stamp trigger flag*@arg ETH_DMA_FLAG_PMT : PMT flag*@arg ETH_DMA_FLAG_MMC : MMC flag*@arg ETH_DMA_FLAG_DataTransferError : Error bits 0-data buffer, 1-desc. access*@arg ETH_DMA_FLAG_ReadWriteError : Error bits 0-write trnsf, 1-read transfr*@arg ETH_DMA_FLAG_AccessError : Error bits 0-Rx DMA, 1-Tx DMA*@arg ETH_DMA_FLAG_NIS : Normal interrupt summary flag*@arg ETH_DMA_FLAG_AIS : Abnormal interrupt summary flag*@arg ETH_DMA_FLAG_ER : Early receive flag*@arg ETH_DMA_FLAG_FBE : Fatal bus error flag*@arg ETH_DMA_FLAG_ET : Early transmit flag*@arg ETH_DMA_FLAG_RWT : Receive watchdog timeout flag*@arg ETH_DMA_FLAG_RPS : Receive process stopped flag*@arg ETH_DMA_FLAG_RBU : Receive buffer unavailable flag*@arg ETH_DMA_FLAG_R : Receive flag*@arg ETH_DMA_FLAG_TU : Underflow flag*@arg ETH_DMA_FLAG_RO : Overflow flag*@arg ETH_DMA_FLAG_TJT : Transmit jabber timeout flag*@arg ETH_DMA_FLAG_TBU : Transmit buffer unavailable flag*@arg ETH_DMA_FLAG_TPS : Transmit process stopped flag*@arg ETH_DMA_FLAG_T : Transmit flag* @retval The new state of ETH_DMA_FLAG (SET or RESET).*/FlagStatus ETH_GetDMAFlagStatus(uint32_t ETH_DMA_FLAG){FlagStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_DMA_GET_IT(ETH_DMA_FLAG));if ((ETH->DMASR & ETH_DMA_FLAG) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Clears the ETHERNET's DMA pending flag.* @param ETH_DMA_FLAG: specifies the flag to clear.* This parameter can be any combination of the following values:*@arg ETH_DMA_FLAG_NIS : Normal interrupt summary flag*@arg ETH_DMA_FLAG_AIS : Abnormal interrupt summary flag*@arg ETH_DMA_FLAG_ER : Early receive flag*@arg ETH_DMA_FLAG_FBE : Fatal bus error flag*@arg ETH_DMA_FLAG_ETI : Early transmit flag*@arg ETH_DMA_FLAG_RWT : Receive watchdog timeout flag*@arg ETH_DMA_FLAG_RPS : Receive process stopped flag*@arg ETH_DMA_FLAG_RBU : Receive buffer unavailable flag*@arg ETH_DMA_FLAG_R : Receive flag*@arg ETH_DMA_FLAG_TU : Transmit Underflow flag*@arg ETH_DMA_FLAG_RO : Receive Overflow flag*@arg ETH_DMA_FLAG_TJT : Transmit jabber timeout flag*@arg ETH_DMA_FLAG_TBU : Transmit buffer unavailable flag*@arg ETH_DMA_FLAG_TPS : Transmit process stopped flag*@arg ETH_DMA_FLAG_T : Transmit flag* @retval None*/void ETH_DMAClearFlag(uint32_t ETH_DMA_FLAG){/* Check the parameters */assert_param(IS_ETH_DMA_FLAG(ETH_DMA_FLAG));/* Clear the selected ETHERNET DMA FLAG */ETH->DMASR = (uint32_t) ETH_DMA_FLAG;}/*** @brief Checks whether the specified ETHERNET DMA interrupt has occured or not.* @param ETH_DMA_IT: specifies the interrupt source to check.* This parameter can be one of the following values:*@arg ETH_DMA_IT_TST : Time-stamp trigger interrupt*@arg ETH_DMA_IT_PMT : PMT interrupt*@arg ETH_DMA_IT_MMC : MMC interrupt*@arg ETH_DMA_IT_NIS : Normal interrupt summary*@arg ETH_DMA_IT_AIS : Abnormal interrupt summary*@arg ETH_DMA_IT_ER : Early receive interrupt*@arg ETH_DMA_IT_FBE : Fatal bus error interrupt*@arg ETH_DMA_IT_ET : Early transmit interrupt*@arg ETH_DMA_IT_RWT : Receive watchdog timeout interrupt*@arg ETH_DMA_IT_RPS : Receive process stopped interrupt*@arg ETH_DMA_IT_RBU : Receive buffer unavailable interrupt*@arg ETH_DMA_IT_R : Receive interrupt*@arg ETH_DMA_IT_TU : Underflow interrupt*@arg ETH_DMA_IT_RO : Overflow interrupt*@arg ETH_DMA_IT_TJT : Transmit jabber timeout interrupt*@arg ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt*@arg ETH_DMA_IT_TPS : Transmit process stopped interrupt*@arg ETH_DMA_IT_T : Transmit interrupt* @retval The new state of ETH_DMA_IT (SET or RESET).*/ITStatus ETH_GetDMAITStatus(uint32_t ETH_DMA_IT){ITStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_DMA_GET_IT(ETH_DMA_IT));if ((ETH->DMASR & ETH_DMA_IT) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Clears the ETHERNET's DMA IT pending bit.* @param ETH_DMA_IT: specifies the interrupt pending bit to clear.* This parameter can be any combination of the following values:*@arg ETH_DMA_IT_NIS : Normal interrupt summary*@arg ETH_DMA_IT_AIS : Abnormal interrupt summary*@arg ETH_DMA_IT_ER : Early receive interrupt*@arg ETH_DMA_IT_FBE : Fatal bus error interrupt*@arg ETH_DMA_IT_ETI : Early transmit interrupt*@arg ETH_DMA_IT_RWT : Receive watchdog timeout interrupt*@arg ETH_DMA_IT_RPS : Receive process stopped interrupt*@arg ETH_DMA_IT_RBU : Receive buffer unavailable interrupt*@arg ETH_DMA_IT_R : Receive interrupt*@arg ETH_DMA_IT_TU : Transmit Underflow interrupt*@arg ETH_DMA_IT_RO : Receive Overflow interrupt*@arg ETH_DMA_IT_TJT : Transmit jabber timeout interrupt*@arg ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt*@arg ETH_DMA_IT_TPS : Transmit process stopped interrupt*@arg ETH_DMA_IT_T : Transmit interrupt* @retval None*/void ETH_DMAClearITPendingBit(uint32_t ETH_DMA_IT){/* Check the parameters */assert_param(IS_ETH_DMA_IT(ETH_DMA_IT));/* Clear the selected ETHERNET DMA IT */ETH->DMASR = (uint32_t) ETH_DMA_IT;}/*** @brief Returns the ETHERNET DMA Transmit Process State.* @param None* @retval The new ETHERNET DMA Transmit Process State:* This can be one of the following values:*- ETH_DMA_TransmitProcess_Stopped : Stopped - Reset or Stop Tx Command issued*- ETH_DMA_TransmitProcess_Fetching : Running - fetching the Tx descriptor*- ETH_DMA_TransmitProcess_Waiting : Running - waiting for status*- ETH_DMA_TransmitProcess_Reading : unning - reading the data from host memory*- ETH_DMA_TransmitProcess_Suspended : Suspended - Tx Desciptor unavailabe*- ETH_DMA_TransmitProcess_Closing : Running - closing Rx descriptor*/uint32_t ETH_GetTransmitProcessState(void){return ((uint32_t)(ETH->DMASR & ETH_DMASR_TS));}/*** @brief Returns the ETHERNET DMA Receive Process State.* @param None* @retval The new ETHERNET DMA Receive Process State:* This can be one of the following values:*- ETH_DMA_ReceiveProcess_Stopped : Stopped - Reset or Stop Rx Command issued*- ETH_DMA_ReceiveProcess_Fetching : Running - fetching the Rx descriptor*- ETH_DMA_ReceiveProcess_Waiting : Running - waiting for packet*- ETH_DMA_ReceiveProcess_Suspended : Suspended - Rx Desciptor unavailable*- ETH_DMA_ReceiveProcess_Closing : Running - closing descriptor*- ETH_DMA_ReceiveProcess_Queuing : Running - queuing the recieve frame into host memory*/uint32_t ETH_GetReceiveProcessState(void){return ((uint32_t)(ETH->DMASR & ETH_DMASR_RS));}/*** @brief Clears the ETHERNET transmit FIFO.* @param None* @retval None*/void ETH_FlushTransmitFIFO(void){/* Set the Flush Transmit FIFO bit */ETH->DMAOMR |= ETH_DMAOMR_FTF;}/*** @brief Checks whether the ETHERNET transmit FIFO bit is cleared or not.* @param None* @retval The new state of ETHERNET flush transmit FIFO bit (SET or RESET).*/FlagStatus ETH_GetFlushTransmitFIFOStatus(void){FlagStatus bitstatus = RESET;if ((ETH->DMAOMR & ETH_DMAOMR_FTF) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Enables or disables the DMA transmission.* @param NewState: new state of the DMA transmission.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMATransmissionCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the DMA transmission */ETH->DMAOMR |= ETH_DMAOMR_ST;}else{/* Disable the DMA transmission */ETH->DMAOMR &= ~ETH_DMAOMR_ST;}}/*** @brief Enables or disables the DMA reception.* @param NewState: new state of the DMA reception.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMAReceptionCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the DMA reception */ETH->DMAOMR |= ETH_DMAOMR_SR;}else{/* Disable the DMA reception */ETH->DMAOMR &= ~ETH_DMAOMR_SR;}}/*** @brief Enables or disables the specified ETHERNET DMA interrupts.* @param ETH_DMA_IT: specifies the ETHERNET DMA interrupt sources to be* enabled or disabled.* This parameter can be any combination of the following values:*@arg ETH_DMA_IT_NIS : Normal interrupt summary*@arg ETH_DMA_IT_AIS : Abnormal interrupt summary*@arg ETH_DMA_IT_ER : Early receive interrupt*@arg ETH_DMA_IT_FBE : Fatal bus error interrupt*@arg ETH_DMA_IT_ET : Early transmit interrupt*@arg ETH_DMA_IT_RWT : Receive watchdog timeout interrupt*@arg ETH_DMA_IT_RPS : Receive process stopped interrupt*@arg ETH_DMA_IT_RBU : Receive buffer unavailable interrupt*@arg ETH_DMA_IT_R : Receive interrupt*@arg ETH_DMA_IT_TU : Underflow interrupt*@arg ETH_DMA_IT_RO : Overflow interrupt*@arg ETH_DMA_IT_TJT : Transmit jabber timeout interrupt*@arg ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt*@arg ETH_DMA_IT_TPS : Transmit process stopped interrupt*@arg ETH_DMA_IT_T : Transmit interrupt* @param NewState: new state of the specified ETHERNET DMA interrupts.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_DMAITConfig(uint32_t ETH_DMA_IT, FunctionalState NewState){/* Check the parameters */assert_param(IS_ETH_DMA_IT(ETH_DMA_IT));assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the selected ETHERNET DMA interrupts */ETH->DMAIER |= ETH_DMA_IT;}else{/* Disable the selected ETHERNET DMA interrupts */ETH->DMAIER &=(~(uint32_t)ETH_DMA_IT);}}/*** @brief Checks whether the specified ETHERNET DMA overflow flag is set or not.* @param ETH_DMA_Overflow: specifies the DMA overflow flag to check.* This parameter can be one of the following values:*@arg ETH_DMA_Overflow_RxFIFOCounter : Overflow for FIFO Overflow Counter*@arg ETH_DMA_Overflow_MissedFrameCounter : Overflow for Missed Frame Counter* @retval The new state of ETHERNET DMA overflow Flag (SET or RESET).*/FlagStatus ETH_GetDMAOverflowStatus(uint32_t ETH_DMA_Overflow){FlagStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_DMA_GET_OVERFLOW(ETH_DMA_Overflow));if ((ETH->DMAMFBOCR & ETH_DMA_Overflow) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Get the ETHERNET DMA Rx Overflow Missed Frame Counter value.* @param None* @retval The value of Rx overflow Missed Frame Counter.*/uint32_t ETH_GetRxOverflowMissedFrameCounter(void){return ((uint32_t)((ETH->DMAMFBOCR & ETH_DMAMFBOCR_MFA)>>ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT));}/*** @brief Get the ETHERNET DMA Buffer Unavailable Missed Frame Counter value.* @param None* @retval The value of Buffer unavailable Missed Frame Counter.*/uint32_t ETH_GetBufferUnavailableMissedFrameCounter(void){return ((uint32_t)(ETH->DMAMFBOCR) & ETH_DMAMFBOCR_MFC);}/*** @brief Get the ETHERNET DMA DMACHTDR register value.* @param None* @retval The value of the current Tx desc start address.*/uint32_t ETH_GetCurrentTxDescStartAddress(void){return ((uint32_t)(ETH->DMACHTDR));}/*** @brief Get the ETHERNET DMA DMACHRDR register value.* @param None* @retval The value of the current Rx desc start address.*/uint32_t ETH_GetCurrentRxDescStartAddress(void){return ((uint32_t)(ETH->DMACHRDR));}/*** @brief Get the ETHERNET DMA DMACHTBAR register value.* @param None* @retval The value of the current Tx buffer address.*/uint32_t ETH_GetCurrentTxBufferAddress(void){return ((uint32_t)(ETH->DMACHTBAR));}/*** @brief Get the ETHERNET DMA DMACHRBAR register value.* @param None* @retval The value of the current Rx buffer address.*/uint32_t ETH_GetCurrentRxBufferAddress(void){return ((uint32_t)(ETH->DMACHRBAR));}/*** @brief Resumes the DMA Transmission by writing to the DmaTxPollDemand register* (the data written could be anything). This forces the DMA to resume transmission.* @param None* @retval None.*/void ETH_ResumeDMATransmission(void){ETH->DMATPDR = 0;}/*** @brief Resumes the DMA Transmission by writing to the DmaRxPollDemand register* (the data written could be anything). This forces the DMA to resume reception.* @param None* @retval None.*/void ETH_ResumeDMAReception(void){ETH->DMARPDR = 0;}/*--------------------------------- PMT ------------------------------------*//*** @brief Reset Wakeup frame filter register pointer.* @param None* @retval None*/void ETH_ResetWakeUpFrameFilterRegisterPointer(void){/* Resets the Remote Wake-up Frame Filter register pointer to 0x0000 */ETH->MACPMTCSR |= ETH_MACPMTCSR_WFFRPR;}/*** @brief Populates the remote wakeup frame registers.* @param Buffer: Pointer on remote WakeUp Frame Filter Register buffer data (8 words).* @retval None*/void ETH_SetWakeUpFrameFilterRegister(uint32_t *Buffer){uint32_t i = 0;/* Fill Remote Wake-up Frame Filter register with Buffer data */for(i =0; i<ETH_WAKEUP_REGISTER_LENGTH; i++){/* Write each time to the same register */ETH->MACRWUFFR = Buffer[i];}}/*** @brief Enables or disables any unicast packet filtered by the MAC address* recognition to be a wake-up frame.* @param NewState: new state of the MAC Global Unicast Wake-Up.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_GlobalUnicastWakeUpCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the MAC Global Unicast Wake-Up */ETH->MACPMTCSR |= ETH_MACPMTCSR_GU;}else{/* Disable the MAC Global Unicast Wake-Up */ETH->MACPMTCSR &= ~ETH_MACPMTCSR_GU;}}/*** @brief Checks whether the specified ETHERNET PMT flag is set or not.* @param ETH_PMT_FLAG: specifies the flag to check.* This parameter can be one of the following values:*@arg ETH_PMT_FLAG_WUFFRPR : Wake-Up Frame Filter Register Poniter Reset*@arg ETH_PMT_FLAG_WUFR : Wake-Up Frame Received*@arg ETH_PMT_FLAG_MPR: Magic Packet Received* @retval The new state of ETHERNET PMT Flag (SET or RESET).*/FlagStatus ETH_GetPMTFlagStatus(uint32_t ETH_PMT_FLAG){FlagStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_PMT_GET_FLAG(ETH_PMT_FLAG));if ((ETH->MACPMTCSR & ETH_PMT_FLAG) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Enables or disables the MAC Wake-Up Frame Detection.* @param NewState: new state of the MAC Wake-Up Frame Detection.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_WakeUpFrameDetectionCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the MAC Wake-Up Frame Detection */ETH->MACPMTCSR |= ETH_MACPMTCSR_WFE;}else{/* Disable the MAC Wake-Up Frame Detection */ETH->MACPMTCSR &= ~ETH_MACPMTCSR_WFE;}}/*** @brief Enables or disables the MAC Magic Packet Detection.* @param NewState: new state of the MAC Magic Packet Detection.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MagicPacketDetectionCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the MAC Magic Packet Detection */ETH->MACPMTCSR |= ETH_MACPMTCSR_MPE;}else{/* Disable the MAC Magic Packet Detection */ETH->MACPMTCSR &= ~ETH_MACPMTCSR_MPE;}}/*** @brief Enables or disables the MAC Power Down.* @param NewState: new state of the MAC Power Down.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_PowerDownCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the MAC Power Down *//* This puts the MAC in power down mode */ETH->MACPMTCSR |= ETH_MACPMTCSR_PD;}else{/* Disable the MAC Power Down */ETH->MACPMTCSR &= ~ETH_MACPMTCSR_PD;}}/*--------------------------------- MMC ------------------------------------*//*** @brief Enables or disables the MMC Counter Freeze.* @param NewState: new state of the MMC Counter Freeze.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MMCCounterFreezeCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the MMC Counter Freeze */ETH->MMCCR |= ETH_MMCCR_MCF;}else{/* Disable the MMC Counter Freeze */ETH->MMCCR &= ~ETH_MMCCR_MCF;}}/*** @brief Enables or disables the MMC Reset On Read.* @param NewState: new state of the MMC Reset On Read.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MMCResetOnReadCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the MMC Counter reset on read */ETH->MMCCR |= ETH_MMCCR_ROR;}else{/* Disable the MMC Counter reset on read */ETH->MMCCR &= ~ETH_MMCCR_ROR;}}/*** @brief Enables or disables the MMC Counter Stop Rollover.* @param NewState: new state of the MMC Counter Stop Rollover.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MMCCounterRolloverCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Disable the MMC Counter Stop Rollover */ETH->MMCCR &= ~ETH_MMCCR_CSR;}else{/* Enable the MMC Counter Stop Rollover */ETH->MMCCR |= ETH_MMCCR_CSR;}}/*** @brief Resets the MMC Counters.* @param None* @retval None*/void ETH_MMCCountersReset(void){/* Resets the MMC Counters */ETH->MMCCR |= ETH_MMCCR_CR;}/*** @brief Enables or disables the specified ETHERNET MMC interrupts.* @param ETH_MMC_IT: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.* This parameter can be any combination of Tx interrupt or* any combination of Rx interrupt (but not both)of the following values:*@arg ETH_MMC_IT_TGF : When Tx good frame counter reaches half the maximum value*@arg ETH_MMC_IT_TGFMSC: When Tx good multi col counter reaches half the maximum value*@arg ETH_MMC_IT_TGFSC : When Tx good single col counter reaches half the maximum value*@arg ETH_MMC_IT_RGUF : When Rx good unicast frames counter reaches half the maximum value*@arg ETH_MMC_IT_RFAE : When Rx alignment error counter reaches half the maximum value*@arg ETH_MMC_IT_RFCE : When Rx crc error counter reaches half the maximum value* @param NewState: new state of the specified ETHERNET MMC interrupts.* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_MMCITConfig(uint32_t ETH_MMC_IT, FunctionalState NewState){/* Check the parameters */assert_param(IS_ETH_MMC_IT(ETH_MMC_IT));assert_param(IS_FUNCTIONAL_STATE(NewState));if ((ETH_MMC_IT & (uint32_t)0x10000000) != (uint32_t)RESET){/* Remove egister mak from IT */ETH_MMC_IT &= 0xEFFFFFFF;/* ETHERNET MMC Rx interrupts selected */if (NewState != DISABLE){/* Enable the selected ETHERNET MMC interrupts */ETH->MMCRIMR &=(~(uint32_t)ETH_MMC_IT);}else{/* Disable the selected ETHERNET MMC interrupts */ETH->MMCRIMR |= ETH_MMC_IT;}}else{/* ETHERNET MMC Tx interrupts selected */if (NewState != DISABLE){/* Enable the selected ETHERNET MMC interrupts */ETH->MMCTIMR &=(~(uint32_t)ETH_MMC_IT);}else{/* Disable the selected ETHERNET MMC interrupts */ETH->MMCTIMR |= ETH_MMC_IT;}}}/*** @brief Checks whether the specified ETHERNET MMC IT is set or not.* @param ETH_MMC_IT: specifies the ETHERNET MMC interrupt.* This parameter can be one of the following values:*@arg ETH_MMC_IT_TxFCGC: When Tx good frame counter reaches half the maximum value*@arg ETH_MMC_IT_TxMCGC: When Tx good multi col counter reaches half the maximum value*@arg ETH_MMC_IT_TxSCGC: When Tx good single col counter reaches half the maximum value*@arg ETH_MMC_IT_RxUGFC: When Rx good unicast frames counter reaches half the maximum value*@arg ETH_MMC_IT_RxAEC : When Rx alignment error counter reaches half the maximum value*@arg ETH_MMC_IT_RxCEC : When Rx crc error counter reaches half the maximum value* @retval The value of ETHERNET MMC IT (SET or RESET).*/ITStatus ETH_GetMMCITStatus(uint32_t ETH_MMC_IT){ITStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_MMC_GET_IT(ETH_MMC_IT));if ((ETH_MMC_IT & (uint32_t)0x10000000) != (uint32_t)RESET){/* ETHERNET MMC Rx interrupts selected *//* Check if the ETHERNET MMC Rx selected interrupt is enabled and occured */if ((((ETH->MMCRIR & ETH_MMC_IT) != (uint32_t)RESET)) && ((ETH->MMCRIMR & ETH_MMC_IT) != (uint32_t)RESET)){bitstatus = SET;}else{bitstatus = RESET;}}else{/* ETHERNET MMC Tx interrupts selected *//* Check if the ETHERNET MMC Tx selected interrupt is enabled and occured */if ((((ETH->MMCTIR & ETH_MMC_IT) != (uint32_t)RESET)) && ((ETH->MMCRIMR & ETH_MMC_IT) != (uint32_t)RESET)){bitstatus = SET;}else{bitstatus = RESET;}}return bitstatus;}/*** @brief Get the specified ETHERNET MMC register value.* @param ETH_MMCReg: specifies the ETHERNET MMC register.* This parameter can be one of the following values:*@arg ETH_MMCCR: MMC CR register*@arg ETH_MMCRIR: MMC RIR register*@arg ETH_MMCTIR: MMC TIR register*@arg ETH_MMCRIMR : MMC RIMR register*@arg ETH_MMCTIMR : MMC TIMR register*@arg ETH_MMCTGFSCCR : MMC TGFSCCR register*@arg ETH_MMCTGFMSCCR: MMC TGFMSCCR register*@arg ETH_MMCTGFCR : MMC TGFCR register*@arg ETH_MMCRFCECR : MMC RFCECR register*@arg ETH_MMCRFAECR : MMC RFAECR register*@arg ETH_MMCRGUFCR : MMC RGUFCRregister* @retval The value of ETHERNET MMC Register value.*/uint32_t ETH_GetMMCRegister(uint32_t ETH_MMCReg){/* Check the parameters */assert_param(IS_ETH_MMC_REGISTER(ETH_MMCReg));/* Return the selected register value */return (*(__IO uint32_t *)(ETH_MAC_BASE + ETH_MMCReg));}/*--------------------------------- PTP ------------------------------------*//*** @brief Updated the PTP block for fine correction with the Time Stamp Addend register value.* @param None* @retval None*/void ETH_EnablePTPTimeStampAddend(void){/* Enable the PTP block update with the Time Stamp Addend register value */ETH->PTPTSCR |= ETH_PTPTSCR_TSARU;}/*** @brief Enable the PTP Time Stamp interrupt trigger* @param None* @retval None*/void ETH_EnablePTPTimeStampInterruptTrigger(void){/* Enable the PTP target time interrupt */ETH->PTPTSCR |= ETH_PTPTSCR_TSITE;}/*** @brief Updated the PTP system time with the Time Stamp Update register value.* @param None* @retval None*/void ETH_EnablePTPTimeStampUpdate(void){/* Enable the PTP system time update with the Time Stamp Update register value */ETH->PTPTSCR |= ETH_PTPTSCR_TSSTU;}/*** @brief Initialize the PTP Time Stamp* @param None* @retval None*/void ETH_InitializePTPTimeStamp(void){/* Initialize the PTP Time Stamp */ETH->PTPTSCR |= ETH_PTPTSCR_TSSTI;}/*** @brief Selects the PTP Update method* @param UpdateMethod: the PTP Update method* This parameter can be one of the following values:*@arg ETH_PTP_FineUpdate : Fine Update method*@arg ETH_PTP_CoarseUpdate : Coarse Update method* @retval None*/void ETH_PTPUpdateMethodConfig(uint32_t UpdateMethod){/* Check the parameters */assert_param(IS_ETH_PTP_UPDATE(UpdateMethod));if (UpdateMethod != ETH_PTP_CoarseUpdate){/* Enable the PTP Fine Update method */ETH->PTPTSCR |= ETH_PTPTSCR_TSFCU;}else{/* Disable the PTP Coarse Update method */ETH->PTPTSCR &= (~(uint32_t)ETH_PTPTSCR_TSFCU);}}/*** @brief Enables or disables the PTP time stamp for transmit and receive frames.* @param NewState: new state of the PTP time stamp for transmit and receive frames* This parameter can be: ENABLE or DISABLE.* @retval None*/void ETH_PTPTimeStampCmd(FunctionalState NewState){/* Check the parameters */assert_param(IS_FUNCTIONAL_STATE(NewState));if (NewState != DISABLE){/* Enable the PTP time stamp for transmit and receive frames */ETH->PTPTSCR |= ETH_PTPTSCR_TSE;}else{/* Disable the PTP time stamp for transmit and receive frames */ETH->PTPTSCR &= (~(uint32_t)ETH_PTPTSCR_TSE);}}/*** @brief Checks whether the specified ETHERNET PTP flag is set or not.* @param ETH_PTP_FLAG: specifies the flag to check.* This parameter can be one of the following values:*@arg ETH_PTP_FLAG_TSARU : Addend Register Update*@arg ETH_PTP_FLAG_TSITE : Time Stamp Interrupt Trigger Enable*@arg ETH_PTP_FLAG_TSSTU : Time Stamp Update*@arg ETH_PTP_FLAG_TSSTI : Time Stamp Initialize* @retval The new state of ETHERNET PTP Flag (SET or RESET).*/FlagStatus ETH_GetPTPFlagStatus(uint32_t ETH_PTP_FLAG){FlagStatus bitstatus = RESET;/* Check the parameters */assert_param(IS_ETH_PTP_GET_FLAG(ETH_PTP_FLAG));if ((ETH->PTPTSCR & ETH_PTP_FLAG) != (uint32_t)RESET){bitstatus = SET;}else{bitstatus = RESET;}return bitstatus;}/*** @brief Sets the system time Sub-Second Increment value.* @param SubSecondValue: specifies the PTP Sub-Second Increment Register value.* @retval None*/void ETH_SetPTPSubSecondIncrement(uint32_t SubSecondValue){/* Check the parameters */assert_param(IS_ETH_PTP_SUBSECOND_INCREMENT(SubSecondValue));/* Set the PTP Sub-Second Increment Register */ETH->PTPSSIR = SubSecondValue;}/*** @brief Sets the Time Stamp update sign and values.* @param Sign: specifies the PTP Time update value sign.* This parameter can be one of the following values:*@arg ETH_PTP_PositiveTime : positive time value.*@arg ETH_PTP_NegativeTime : negative time value.* @param SecondValue: specifies the PTP Time update second value.* @param SubSecondValue: specifies the PTP Time update sub-second value.* This parameter is a 31 bit value, bit32 correspond to the sign.* @retval None*/void ETH_SetPTPTimeStampUpdate(uint32_t Sign, uint32_t SecondValue, uint32_t SubSecondValue){/* Check the parameters */assert_param(IS_ETH_PTP_TIME_SIGN(Sign));assert_param(IS_ETH_PTP_TIME_STAMP_UPDATE_SUBSECOND(SubSecondValue));/* Set the PTP Time Update High Register */ETH->PTPTSHUR = SecondValue;/* Set the PTP Time Update Low Register with sign */ETH->PTPTSLUR = Sign | SubSecondValue;}/*** @brief Sets the Time Stamp Addend value.* @param Value: specifies the PTP Time Stamp Addend Register value.* @retval None*/void ETH_SetPTPTimeStampAddend(uint32_t Value){/* Set the PTP Time Stamp Addend Register */ETH->PTPTSAR = Value;}/*** @brief Sets the Target Time registers values.* @param HighValue: specifies the PTP Target Time High Register value.* @param LowValue: specifies the PTP Target Time Low Register value.* @retval None*/void ETH_SetPTPTargetTime(uint32_t HighValue, uint32_t LowValue){/* Set the PTP Target Time High Register */ETH->PTPTTHR = HighValue;/* Set the PTP Target Time Low Register */ETH->PTPTTLR = LowValue;}/*** @brief Get the specified ETHERNET PTP register value.* @param ETH_PTPReg: specifies the ETHERNET PTP register.* This parameter can be one of the following values:*@arg ETH_PTPTSCR : Sub-Second Increment Register*@arg ETH_PTPSSIR : Sub-Second Increment Register*@arg ETH_PTPTSHR : Time Stamp High Register*@arg ETH_PTPTSLR : Time Stamp Low Register*@arg ETH_PTPTSHUR : Time Stamp High Update Register*@arg ETH_PTPTSLUR : Time Stamp Low Update Register*@arg ETH_PTPTSAR : Time Stamp Addend Register*@arg ETH_PTPTTHR : Target Time High Register*@arg ETH_PTPTTLR : Target Time Low Register* @retval The value of ETHERNET PTP Register value.*/uint32_t ETH_GetPTPRegister(uint32_t ETH_PTPReg){/* Check the parameters */assert_param(IS_ETH_PTP_REGISTER(ETH_PTPReg));/* Return the selected register value */return (*(__IO uint32_t *)(ETH_MAC_BASE + ETH_PTPReg));}/*** @brief Initializes the DMA Tx descriptors in chain mode with PTP.* @param DMATxDescTab: Pointer on the first Tx desc list* @param DMAPTPTxDescTab: Pointer on the first PTP Tx desc list* @param TxBuff: Pointer on the first TxBuffer list* @param TxBuffCount: Number of the used Tx desc in the list* @retval None*/void ETH_DMAPTPTxDescChainInit(ETH_DMADESCTypeDef *DMATxDescTab, ETH_DMADESCTypeDef *DMAPTPTxDescTab,uint8_t* TxBuff, uint32_t TxBuffCount){uint32_t i = 0;ETH_DMADESCTypeDef *DMATxDesc;/* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */DMATxDescToSet = DMATxDescTab;DMAPTPTxDescToSet = DMAPTPTxDescTab;/* Fill each DMATxDesc descriptor with the right values */for(i=0; i < TxBuffCount; i++){/* Get the pointer on the ith member of the Tx Desc list */DMATxDesc = DMATxDescTab+i;/* Set Second Address Chained bit and enable PTP */DMATxDesc->Status = ETH_DMATxDesc_TCH | ETH_DMATxDesc_TTSE;/* Set Buffer1 address pointer */DMATxDesc->Buffer1Addr =(uint32_t)(&TxBuff[i*ETH_MAX_PACKET_SIZE]);/* Initialize the next descriptor with the Next Desciptor Polling Enable */if(i < (TxBuffCount-1)){/* Set next descriptor address register with next descriptor base address */DMATxDesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);}else{/* For last descriptor, set next descriptor address register equal to the first descriptor base address */DMATxDesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;}/* make DMAPTPTxDescTab points to the same addresses as DMATxDescTab */(&DMAPTPTxDescTab[i])->Buffer1Addr = DMATxDesc->Buffer1Addr;(&DMAPTPTxDescTab[i])->Buffer2NextDescAddr = DMATxDesc->Buffer2NextDescAddr;}/* Store on the last DMAPTPTxDescTab desc status record the first list address */(&DMAPTPTxDescTab[i-1])->Status = (uint32_t) DMAPTPTxDescTab;/* Set Transmit Desciptor List Address Register */ETH->DMATDLAR = (uint32_t) DMATxDescTab;}/*** @brief Initializes the DMA Rx descriptors in chain mode.* @param DMARxDescTab: Pointer on the first Rx desc list* @param DMAPTPRxDescTab: Pointer on the first PTP Rx desc list* @param RxBuff: Pointer on the first RxBuffer list* @param RxBuffCount: Number of the used Rx desc in the list* @retval None*/void ETH_DMAPTPRxDescChainInit(ETH_DMADESCTypeDef *DMARxDescTab, ETH_DMADESCTypeDef *DMAPTPRxDescTab,uint8_t *RxBuff, uint32_t RxBuffCount){uint32_t i = 0;ETH_DMADESCTypeDef *DMARxDesc;/* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */DMARxDescToGet = DMARxDescTab;DMAPTPRxDescToGet = DMAPTPRxDescTab;/* Fill each DMARxDesc descriptor with the right values */for(i=0; i < RxBuffCount; i++){/* Get the pointer on the ith member of the Rx Desc list */DMARxDesc = DMARxDescTab+i;/* Set Own bit of the Rx descriptor Status */DMARxDesc->Status = ETH_DMARxDesc_OWN;/* Set Buffer1 size and Second Address Chained bit */DMARxDesc->ControlBufferSize = ETH_DMARxDesc_RCH | (uint32_t)ETH_MAX_PACKET_SIZE;/* Set Buffer1 address pointer */DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_MAX_PACKET_SIZE]);/* Initialize the next descriptor with the Next Desciptor Polling Enable */if(i < (RxBuffCount-1)){/* Set next descriptor address register with next descriptor base address */DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1);}else{/* For last descriptor, set next descriptor address register equal to the first descriptor base address */DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);}/* Make DMAPTPRxDescTab points to the same addresses as DMARxDescTab */(&DMAPTPRxDescTab[i])->Buffer1Addr = DMARxDesc->Buffer1Addr;(&DMAPTPRxDescTab[i])->Buffer2NextDescAddr = DMARxDesc->Buffer2NextDescAddr;}/* Store on the last DMAPTPRxDescTab desc status record the first list address */(&DMAPTPRxDescTab[i-1])->Status = (uint32_t) DMAPTPRxDescTab;/* Set Receive Desciptor List Address Register */ETH->DMARDLAR = (uint32_t) DMARxDescTab;}/*** @brief Transmits a packet, from application buffer, pointed by ppkt with Time Stamp values.* @param ppkt: pointer to application packet buffer to transmit.* @param FrameLength: Tx Packet size.* @param PTPTxTab: Pointer on the first PTP Tx table to store Time stamp values.* @retval ETH_ERROR: in case of Tx desc owned by DMA* ETH_SUCCESS: for correct transmission*/uint32_t ETH_HandlePTPTxPkt(uint8_t *ppkt, uint16_t FrameLength, uint32_t *PTPTxTab){uint32_t offset = 0, timeout = 0;/* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */if((DMATxDescToSet->Status & ETH_DMATxDesc_OWN) != (uint32_t)RESET){/* Return ERROR: OWN bit set */return ETH_ERROR;}/* Copy the frame to be sent into memory pointed by the current ETHERNET DMA Tx descriptor */for(offset=0; offset<FrameLength; offset++){(*(__IO uint8_t *)((DMAPTPTxDescToSet->Buffer1Addr) + offset)) = (*(ppkt + offset));}/* Setting the Frame Length: bits[12:0] */DMATxDescToSet->ControlBufferSize = (FrameLength & (uint32_t)0x1FFF);/* Setting the last segment and first segment bits (in this case a frame is transmitted in one descriptor) */DMATxDescToSet->Status |= ETH_DMATxDesc_LS | ETH_DMATxDesc_FS;/* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */DMATxDescToSet->Status |= ETH_DMATxDesc_OWN;/* When Tx Buffer unavailable flag is set: clear it and resume transmission */if ((ETH->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET){/* Clear TBUS ETHERNET DMA flag */ETH->DMASR = ETH_DMASR_TBUS;/* Resume DMA transmission*/ETH->DMATPDR = 0;}/* Wait for ETH_DMATxDesc_TTSS flag to be set */do{timeout++;}while (!(DMATxDescToSet->Status & ETH_DMATxDesc_TTSS) && (timeout < 0xFFFF));/* Return ERROR in case of timeout */if(timeout == PHY_READ_TO){return ETH_ERROR;}/* Clear the DMATxDescToSet status register TTSS flag */DMATxDescToSet->Status &= ~ETH_DMATxDesc_TTSS;*PTPTxTab++ = DMATxDescToSet->Buffer1Addr;*PTPTxTab = DMATxDescToSet->Buffer2NextDescAddr;/* Update the ENET DMA current descriptor *//* Chained Mode */if((DMATxDescToSet->Status & ETH_DMATxDesc_TCH) != (uint32_t)RESET){/* Selects the next DMA Tx descriptor list for next buffer read */DMATxDescToSet = (ETH_DMADESCTypeDef*) (DMAPTPTxDescToSet->Buffer2NextDescAddr);if(DMAPTPTxDescToSet->Status != 0){DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) (DMAPTPTxDescToSet->Status);}else{DMAPTPTxDescToSet++;}}else /* Ring Mode */{if((DMATxDescToSet->Status & ETH_DMATxDesc_TER) != (uint32_t)RESET){/* Selects the next DMA Tx descriptor list for next buffer read: this willbe the first Tx descriptor in this case */DMATxDescToSet = (ETH_DMADESCTypeDef*) (ETH->DMATDLAR);DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) (ETH->DMATDLAR);}else{/* Selects the next DMA Tx descriptor list for next buffer read */DMATxDescToSet = (ETH_DMADESCTypeDef*) ((uint32_t)DMATxDescToSet + 0x10 + ((ETH->DMABMR & ETH_DMABMR_DSL) >> 2));DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) ((uint32_t)DMAPTPTxDescToSet + 0x10 + ((ETH->DMABMR & ETH_DMABMR_DSL) >> 2));}}/* Return SUCCESS */return ETH_SUCCESS;}/*** @brief Receives a packet and copies it to memory pointed by ppkt with Time Stamp values.* @param ppkt: pointer to application packet receive buffer.* @param PTPRxTab: Pointer on the first PTP Rx table to store Time stamp values.* @retval ETH_ERROR: if there is error in reception* framelength: received packet size if packet reception is correct*/uint32_t ETH_HandlePTPRxPkt(uint8_t *ppkt, uint32_t *PTPRxTab){uint32_t offset = 0, framelength = 0;/* Check if the descriptor is owned by the ENET or CPU */if((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) != (uint32_t)RESET){/* Return error: OWN bit set */return ETH_ERROR;}if(((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (uint32_t)RESET) &&((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (uint32_t)RESET)){/* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */framelength = ((DMARxDescToGet->Status & ETH_DMARxDesc_FL) >> ETH_DMARXDESC_FRAME_LENGTHSHIFT) - 4;/* Copy the received frame into buffer from memory pointed by the current ETHERNET DMA Rx descriptor */for(offset=0; offset<framelength; offset++){(*(ppkt + offset)) = (*(__IO uint8_t *)((DMAPTPRxDescToGet->Buffer1Addr) + offset));}}else{/* Return ERROR */framelength = ETH_ERROR;}/* When Rx Buffer unavailable flag is set: clear it and resume reception */if ((ETH->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET){/* Clear RBUS ETHERNET DMA flag */ETH->DMASR = ETH_DMASR_RBUS;/* Resume DMA reception */ETH->DMARPDR = 0;}*PTPRxTab++ = DMARxDescToGet->Buffer1Addr;*PTPRxTab = DMARxDescToGet->Buffer2NextDescAddr;/* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */DMARxDescToGet->Status |= ETH_DMARxDesc_OWN;/* Update the ETHERNET DMA global Rx descriptor with next Rx decriptor *//* Chained Mode */if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (uint32_t)RESET){/* Selects the next DMA Rx descriptor list for next buffer read */DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMAPTPRxDescToGet->Buffer2NextDescAddr);if(DMAPTPRxDescToGet->Status != 0){DMAPTPRxDescToGet = (ETH_DMADESCTypeDef*) (DMAPTPRxDescToGet->Status);}else{DMAPTPRxDescToGet++;}}else /* Ring Mode */{if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (uint32_t)RESET){/* Selects the first DMA Rx descriptor for next buffer to read: last Rx descriptor was used */DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH->DMARDLAR);}else{/* Selects the next DMA Rx descriptor list for next buffer to read */DMARxDescToGet = (ETH_DMADESCTypeDef*) ((uint32_t)DMARxDescToGet + 0x10 + ((ETH->DMABMR & ETH_DMABMR_DSL) >> 2));}}/* Return Frame Length/ERROR */return (framelength);}/*** @}*//** STM32 Eth Driver * Change Logs:* Date Author Notes* -10-05Bernardeth interface driver for STM32F107 CL*/#include <netif/ethernetif.h>#include <netif/etharp.h>#include <lwip/icmp.h>#include "lwipopts.h"#define ETH_DEBUG//#define ETH_RX_DUMP//#define ETH_TX_DUMP#ifdef ETH_DEBUG#define STM32_ETH_TRACE FreeRTOS_printf#else#define STM32_ETH_TRACE(...)#endif /* ETH_DEBUG */#if defined(ETH_RX_DUMP) || defined(ETH_TX_DUMP)static void packet_dump(const char * msg, const struct pbuf* p){rt_uint32_t i;u8 *ptr = p->payload;STM32_ETH_TRACE("%s %d byte\n", msg, p->tot_len);for(i=0; i<p->tot_len; i++){if( (i%8) == 0 ){STM32_ETH_TRACE(" ");}if( (i%16) == 0 ){STM32_ETH_TRACE("\r\n");}STM32_ETH_TRACE("%02x ",*ptr);ptr++;}STM32_ETH_TRACE("\n\n");}#endif /* dump */static ETH_InitTypeDef ETH_InitStructure;/* initialize the interface *//*** @brief Configures the Ethernet Interface* @param None* @retval None*/void Ethernet_Configuration(void){vu32 Value = 0;/* Reset ETHERNET on AHB Bus */ETH_DeInit();/* Software reset */ETH_SoftwareReset();/* Wait for software reset */while(ETH_GetSoftwareResetStatus()==SET);/* ETHERNET Configuration ------------------------------------------------------*//* Call ETH_StructInit if you don't like to configure all ETH_InitStructure parameter */ETH_StructInit(&ETH_InitStructure);/* Fill ETH_InitStructure parametrs *//*------------------------ MAC -----------------------------------*/ETH_InitStructure.ETH_AutoNegotiation = ETH_AutoNegotiation_Enable ;ETH_InitStructure.ETH_Speed = ETH_Speed_100M;ETH_InitStructure.ETH_Mode = ETH_Mode_FullDuplex;ETH_InitStructure.ETH_LoopbackMode = ETH_LoopbackMode_Disable;ETH_InitStructure.ETH_RetryTransmission = ETH_RetryTransmission_Disable;ETH_InitStructure.ETH_AutomaticPadCRCStrip = ETH_AutomaticPadCRCStrip_Disable;ETH_InitStructure.ETH_ReceiveAll = ETH_ReceiveAll_Enable;ETH_InitStructure.ETH_BroadcastFramesReception = ETH_BroadcastFramesReception_Disable;ETH_InitStructure.ETH_PromiscuousMode = ETH_PromiscuousMode_Disable;ETH_InitStructure.ETH_MulticastFramesFilter = ETH_MulticastFramesFilter_Perfect;ETH_InitStructure.ETH_UnicastFramesFilter = ETH_UnicastFramesFilter_Perfect;#if CHECKSUM_BY_HARDWAREETH_InitStructure.ETH_ChecksumOffload = ETH_ChecksumOffload_Enable;#endif /* CHECKSUM_BY_HARDWARE *//*------------------------ DMA -----------------------------------*//* When we use the Checksum offload feature, we need to enable the Store and Forward mode:the store and forward guarantee that a whole frame is stored in the FIFO, so the MAC can insert/verify the checksum,if the checksum is OK the DMA can handle the frame otherwise the frame is dropped */ETH_InitStructure.ETH_DropTCPIPChecksumErrorFrame = ETH_DropTCPIPChecksumErrorFrame_Enable;ETH_InitStructure.ETH_ReceiveStoreForward = ETH_ReceiveStoreForward_Enable;ETH_InitStructure.ETH_TransmitStoreForward = ETH_TransmitStoreForward_Enable;ETH_InitStructure.ETH_ForwardErrorFrames = ETH_ForwardErrorFrames_Disable;ETH_InitStructure.ETH_ForwardUndersizedGoodFrames = ETH_ForwardUndersizedGoodFrames_Disable;ETH_InitStructure.ETH_SecondFrameOperate = ETH_SecondFrameOperate_Enable;ETH_InitStructure.ETH_AddressAlignedBeats = ETH_AddressAlignedBeats_Enable;ETH_InitStructure.ETH_FixedBurst = ETH_FixedBurst_Enable;ETH_InitStructure.ETH_RxDMABurstLength = ETH_RxDMABurstLength_32Beat;ETH_InitStructure.ETH_TxDMABurstLength = ETH_TxDMABurstLength_32Beat;ETH_InitStructure.ETH_DMAArbitration = ETH_DMAArbitration_RoundRobin_RxTx_2_1;/* Configure ETHERNET */Value = ETH_Init(&ETH_InitStructure);/* Enable DMA Receive interrupt (need to enable in this case Normal interrupt) */ETH_DMAITConfig(ETH_DMA_IT_NIS | ETH_DMA_IT_R | ETH_DMA_IT_T, ENABLE);}static void RCC_Configuration(void){/* Enable ETHERNET clock */RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ETH_MAC | RCC_AHBPeriph_ETH_MAC_Tx |RCC_AHBPeriph_ETH_MAC_Rx, ENABLE);/* Enable GPIOs clocks */RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC |RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOE| RCC_APB2Periph_AFIO, ENABLE);}static void NVIC_Configuration(void){NVIC_InitTypeDef NVIC_InitStructure;/* 2 bit for pre-emption priority, 2 bits for subpriority */NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2); //by sunq/* Enable the EXTI0 Interrupt */NVIC_InitStructure.NVIC_IRQChannel = ETH_IRQn;NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;NVIC_Init(&NVIC_InitStructure);}/** GPIO Configuration for ETHAF Output Push Pull:- ETH_MDC : PC1- ETH_MDIO : PA2- ETH_TX_EN : PB11- ETH_TXD0 : PB12- ETH_TXD1 : PB13- ETH_TXD2 : PC2- ETH_TXD3 : PB8- ETH_PPS_OUT / ETH_RMII_PPS_OUT: PB5Input (Reset Value):- ETH_MII_TX_CLK: PC3- ETH_MII_RX_CLK / ETH_RMII_REF_CLK: PA1- ETH_MII_CRS: PA0- ETH_MII_COL: PA3- ETH_MII_RX_DV / ETH_RMII_CRS_DV: PA7- ETH_MII_RXD0: PC4- ETH_MII_RXD1: PC5- ETH_MII_RXD2: PB0- ETH_MII_RXD3: PB1- ETH_MII_RX_ER: PB10***************************************For Remapped Ethernet pins*******************************************Input (Reset Value):- ETH_MII_RX_DV / ETH_RMII_CRS_DV: PD8- ETH_MII_RXD0 / ETH_RMII_RXD0: PD9- ETH_MII_RXD1 / ETH_RMII_RXD1: PD10- ETH_MII_RXD2: PD11- ETH_MII_RXD3: PD12*/static void GPIO_Configuration(void){GPIO_InitTypeDef GPIO_InitStructure;#if STM32_ETH_IO_REMAP/* ETHERNET pins remapp in STM3210C-EVAL board: RX_DV and RxD[3:0] */GPIO_PinRemapConfig(GPIO_Remap_ETH, ENABLE);#endif /* STM32_ETH_IO_REMAP *//* MII/RMII Media interface selection */#if (RMII_MODE == 0) /* Mode MII. */GPIO_ETH_MediaInterfaceConfig(GPIO_ETH_MediaInterface_MII);#elif (RMII_MODE == 1) /* Mode RMII. */GPIO_ETH_MediaInterfaceConfig(GPIO_ETH_MediaInterface_RMII);#endif /* RMII_MODE */GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;/* MDIO */{GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;/* MDC */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;GPIO_Init(GPIOC, &GPIO_InitStructure);/* MDIO */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;GPIO_Init(GPIOA, &GPIO_InitStructure);} /* MDIO *//* TXD */{GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;/* TX_EN */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;GPIO_Init(GPIOB, &GPIO_InitStructure);/* TXD0 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;GPIO_Init(GPIOB, &GPIO_InitStructure);/* TXD1 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;GPIO_Init(GPIOB, &GPIO_InitStructure);#if (RMII_MODE == 0)/* TXD2 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;GPIO_Init(GPIOC, &GPIO_InitStructure);/* TXD3 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;GPIO_Init(GPIOB, &GPIO_InitStructure);/* TX_CLK */GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;GPIO_Init(GPIOC, &GPIO_InitStructure);#endif /* RMII_MODE */} /* TXD *//* RXD */{GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;#if (STM32_ETH_IO_REMAP == 0)/* RX_DV/CRS_DV */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;GPIO_Init(GPIOA, &GPIO_InitStructure);/* RXD0 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;GPIO_Init(GPIOC, &GPIO_InitStructure);/* RXD1 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;GPIO_Init(GPIOC, &GPIO_InitStructure);#if (RMII_MODE == 0)/* RXD2 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;GPIO_Init(GPIOB, &GPIO_InitStructure);/* RXD3 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;GPIO_Init(GPIOB, &GPIO_InitStructure);#endif /* RMII_MODE */#else/* RX_DV/CRS_DV */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;GPIO_Init(GPIOD, &GPIO_InitStructure);/* RXD0 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;GPIO_Init(GPIOD, &GPIO_InitStructure);/* RXD1 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;GPIO_Init(GPIOD, &GPIO_InitStructure);#if (RMII_MODE == 0)/* RXD2 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;GPIO_Init(GPIOD, &GPIO_InitStructure);/* RXD3 */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;GPIO_Init(GPIOD, &GPIO_InitStructure);#endif /* RMII_MODE */#endif /* STM32_ETH_IO_REMAP */#if (RMII_MODE == 0)/* CRS */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;GPIO_Init(GPIOA, &GPIO_InitStructure);/* COL */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;GPIO_Init(GPIOA, &GPIO_InitStructure);/* RX_CLK */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;GPIO_Init(GPIOA, &GPIO_InitStructure);/* RX_ER */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;GPIO_Init(GPIOB, &GPIO_InitStructure);#endif /* RMII_MODE */} /* RXD */#if (USE_MCO == 1)#if (RMII_MODE == 0) /* Mode MII. *//* Get HSE clock = 25MHz on PA8 pin(MCO) */RCC_MCOConfig(RCC_MCO_HSE);#elif (RMII_MODE == 1) /* Mode RMII. *//* Get HSE clock = 25MHz on PA8 pin(MCO) *//* set PLL3 clock output to 50MHz (25MHz /5 *10 =50MHz) */RCC_PLL3Config(RCC_PLL3Mul_10);/* Enable PLL3 */RCC_PLL3Cmd(ENABLE);/* Wait till PLL3 is ready */while (RCC_GetFlagStatus(RCC_FLAG_PLL3RDY) == RESET){}/* Get clock PLL3 clock on PA8 pin */RCC_MCOConfig(RCC_MCO_PLL3CLK);#endif /* RMII_MODE *//* MCO pin configuration------------------------------------------------- *//* Configure MCO (PA8) as alternate function push-pull */GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;GPIO_Init(GPIOA, &GPIO_InitStructure);#endif /* USE_MCO */}void FreeRTOS_Hardware_STMS32_ETH_Init(){RCC_Configuration();GPIO_Configuration();NVIC_Configuration();Ethernet_Configuration();}

另外我们写一个ethernetif.h头文件：

#ifndef __ETHERNETIF_H__#define __ETHERNETIF_H__#include "lwip/err.h"#include "lwip/netif.h"err_t ethernetif_init(struct netif *netif);#endif

把它放在third_party\lwip-1.4.1\src\include\netif目录下。

到此，驱动部分完成了。

然后，就要修改third_party\lwip-1.4.1\src\netif\ethernetif.c。

ethernetif.c内容主要是针对物理层操作的一个结构体变量进行回调函数指针赋值，并实现链路层发送和接收数据包，

代码如下：

/*** @file* Ethernet Interface Skeleton**//** Copyright (c) 2001- Swedish Institute of Computer Science.* All rights reserved.** Redistribution and use in source and binary forms, with or without modification,* are permitted provided that the following conditions are met:** 1. Redistributions of source code must retain the above copyright notice,* this list of conditions and the following disclaimer.* 2. Redistributions in binary form must reproduce the above copyright notice,* this list of conditions and the following disclaimer in the documentation* and/or other materials provided with the distribution.* 3. The name of the author may not be used to endorse or promote products* derived from this software without specific prior written permission.** THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT* SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT* OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING* IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY* OF SUCH DAMAGE.** This file is part of the lwIP TCP/IP stack.** Author: Adam Dunkels <adam@sics.se>**//** This file is a skeleton for developing Ethernet network interface* drivers for lwIP. Add code to the low_level functions and do a* search-and-replace for the word "ethernetif" to replace it with* something that better describes your network interface.*/#include "lwip/opt.h"#include "lwip/def.h"#include "lwip/mem.h"#include "lwip/pbuf.h"#include "lwip/sys.h"#include "netif/etharp.h"#include "err.h"#include "ethernetif.h"#include "FreeRTOS_net_config.h"#include "stm32_eth.h"#include <string.h>#include "lwip/timers.h"#define netifMTU (1500)#define netifINTERFACE_TASK_STACK_SIZE( 350 )#define netifINTERFACE_TASK_PRIORITY ( configMAX_PRIORITIES - 1 )#define netifGUARD_BLOCK_TIME ( 250 )/* The time to block waiting for input. */#define emacBLOCK_TIME_WAITING_FOR_INPUT ( ( portTickType ) 100 )/* Define those to better describe your network interface. */#define IFNAME0 's'#define IFNAME1 't'#define ETH_DMARxDesc_FrameLengthShift 16#define ETH_ERROR ((u32)0)#define ETH_SUCCESS ((u32)1)static struct netif *s_pxNetIf = NULL;xSemaphoreHandle s_xSemaphore = NULL;#define ETH_RXBUFNB 4#define ETH_TXBUFNB 2/* Ethernet Rx & Tx DMA Descriptors */ETH_DMADESCTypeDef DMARxDscrTab[ETH_RXBUFNB], DMATxDscrTab[ETH_TXBUFNB];/* Ethernet Receive buffers */uint8_t Rx_Buff[ETH_RXBUFNB][ETH_MAX_PACKET_SIZE]; /* Ethernet Transmit buffers */uint8_t Tx_Buff[ETH_TXBUFNB][ETH_MAX_PACKET_SIZE]; /* Global pointers to track current transmit and receive descriptors */extern ETH_DMADESCTypeDef *DMATxDescToSet;extern ETH_DMADESCTypeDef *DMARxDescToGet;typedef struct{u32 length;u32 buffer;ETH_DMADESCTypeDef *descriptor;}FrameTypeDef;FrameTypeDef ETH_RxPkt_ChainMode(void);u32 ETH_GetCurrentTxBuffer(void);u32 ETH_TxPkt_ChainMode(u16 FrameLength);static void ethernetif_input( void * pvParameters );static void arp_timer(void *arg);/*** In this function, the hardware should be initialized.* Called from ethernetif_init().** @param netif the already initialized lwip network interface structure* for this ethernetif*/static void low_level_init(struct netif *netif){uint32_t i;struct ethernetif *ethernetif = netif->state;/* set netif MAC hardware address length */netif->hwaddr_len = ETHARP_HWADDR_LEN;/* set netif MAC hardware address */netif->hwaddr[0] = MAC_ADDR0;netif->hwaddr[1] = MAC_ADDR1;netif->hwaddr[2] = MAC_ADDR2;netif->hwaddr[3] = MAC_ADDR3;netif->hwaddr[4] = MAC_ADDR4;netif->hwaddr[5] = MAC_ADDR5;/* set netif maximum transfer unit */netif->mtu = 1500;/* Accept broadcast address and ARP traffic */netif->flags = NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP | NETIF_FLAG_LINK_UP;s_pxNetIf =netif;/* create binary semaphore used for informing ethernetif of frame reception */if (s_xSemaphore == NULL){s_xSemaphore= xSemaphoreCreateCounting(20,0);}/* initialize MAC address in ethernet MAC */ ETH_MACAddressConfig(ETH_MAC_Address0, netif->hwaddr); /* Initialize Tx Descriptors list: Chain Mode */ETH_DMATxDescChainInit(DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);/* Initialize Rx Descriptors list: Chain Mode */ETH_DMARxDescChainInit(DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);/* Enable Ethernet Rx interrrupt */{ for(i=0; i<ETH_RXBUFNB; i++){ETH_DMARxDescReceiveITConfig(&DMARxDscrTab[i], ENABLE);}}#ifdef CHECKSUM_BY_HARDWARE/* Enable the checksum insertion for the Tx frames */{for(i=0; i<ETH_TXBUFNB; i++){ETH_DMATxDescChecksumInsertionConfig(&DMATxDscrTab[i], ETH_DMATxDesc_ChecksumTCPUDPICMPFull);}} #endif/* create the task that handles the ETH_MAC */xTaskCreate(ethernetif_input, (const char*) "Eth_if", netifINTERFACE_TASK_STACK_SIZE, NULL,netifINTERFACE_TASK_PRIORITY,NULL);/* Enable MAC and DMA transmission and reception */ETH_Start(); }/*** This function should do the actual transmission of the packet. The packet is* contained in the pbuf that is passed to the function. This pbuf* might be chained.** @param netif the lwip network interface structure for this ethernetif* @param p the MAC packet to send (e.g. IP packet including MAC addresses and type)* @return ERR_OK if the packet could be sent* an err_t value if the packet couldn't be sent** @note Returning ERR_MEM here if a DMA queue of your MAC is full can lead to* strange results. You might consider waiting for space in the DMA queue* to become availale since the stack doesn't retry to send a packet* dropped because of memory failure (except for the TCP timers).*/static err_t low_level_output(struct netif *netif, struct pbuf *p){static xSemaphoreHandle xTxSemaphore = NULL;struct pbuf *q;uint32_t l = 0;u8 *buffer ;if (xTxSemaphore == NULL){vSemaphoreCreateBinary (xTxSemaphore);} if (xSemaphoreTake(xTxSemaphore, netifGUARD_BLOCK_TIME)){buffer = (u8 *)(ETH_GetCurrentTxBuffer());for(q = p; q != NULL; q = q->next) {memcpy((u8_t*)&buffer[l], q->payload, q->len);l = l + q->len;}ETH_TxPkt_ChainMode(l);xSemaphoreGive(xTxSemaphore);}return ERR_OK;}/*** Should allocate a pbuf and transfer the bytes of the incoming* packet from the interface into the pbuf.** @param netif the lwip network interface structure for this ethernetif* @return a pbuf filled with the received packet (including MAC header)* NULL on memory error*/static struct pbuf * low_level_input(struct netif *netif){struct pbuf *p, *q;u16_t len;int l =0;FrameTypeDef frame;u8 *buffer;p = NULL;frame = ETH_RxPkt_ChainMode();/* Check if the descriptor is exist */if(!frame.descriptor) return p;/* Obtain the size of the packet and put it into the "len"variable. */len = frame.length;buffer = (u8 *)frame.buffer;/* We allocate a pbuf chain of pbufs from the pool. */p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);if (p != NULL){for (q = p; q != NULL; q = q->next){memcpy((u8_t*)q->payload, (u8_t*)&buffer[l], q->len);l = l + q->len;} }/* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */frame.descriptor->Status = ETH_DMARxDesc_OWN; /* When Rx Buffer unavailable flag is set: clear it and resume reception */if ((ETH->DMASR & ETH_DMASR_RBUS) != (u32)RESET) {/* Clear RBUS ETHERNET DMA flag */ETH->DMASR = ETH_DMASR_RBUS;/* Resume DMA reception */ETH->DMARPDR = 0;}return p;}/*** This function is the ethernetif_input task, it is processed when a packet * is ready to be read from the interface. It uses the function low_level_input() * that should handle the actual reception of bytes from the network* interface. Then the type of the received packet is determined and* the appropriate input function is called.** @param netif the lwip network interface structure for this ethernetif*/void ethernetif_input( void * pvParameters ){struct pbuf *p;for( ;; ){if (xSemaphoreTake( s_xSemaphore, emacBLOCK_TIME_WAITING_FOR_INPUT)==pdTRUE){while(1){p = low_level_input( s_pxNetIf );if(p!=NULL){ if (ERR_OK != s_pxNetIf->input( p, s_pxNetIf)){pbuf_free(p);p=NULL;}}elsebreak; }}}} /*** Should be called at the beginning of the program to set up the* network interface. It calls the function low_level_init() to do the* actual setup of the hardware.** This function should be passed as a parameter to netif_add().** @param netif the lwip network interface structure for this ethernetif* @return ERR_OK if the loopif is initialized* ERR_MEM if private data couldn't be allocated* any other err_t on error*/err_t ethernetif_init(struct netif *netif){LWIP_ASSERT("netif != NULL", (netif != NULL));#if LWIP_NETIF_HOSTNAME/* Initialize interface hostname */netif->hostname = "lwip";#endif /* LWIP_NETIF_HOSTNAME */netif->name[0] = IFNAME0;netif->name[1] = IFNAME1;netif->output = etharp_output;netif->linkoutput = low_level_output;/* initialize the hardware */low_level_init(netif);etharp_init();sys_timeout(ARP_TMR_INTERVAL, arp_timer, NULL);return ERR_OK;}static void arp_timer(void *arg){etharp_tmr();sys_timeout(ARP_TMR_INTERVAL, arp_timer, NULL);}/******************************************************************************** Function Name : ETH_RxPkt_ChainMode* Description : Receives a packet.* Input: None* Output : None* Return : frame: farme size and location*******************************************************************************/FrameTypeDef ETH_RxPkt_ChainMode(void){ u32 framelength = 0;FrameTypeDef frame = {0,0}; /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */if((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) != (u32)RESET){ frame.length = ETH_ERROR;if ((ETH->DMASR & ETH_DMASR_RBUS) != (u32)RESET) {/* Clear RBUS ETHERNET DMA flag */ETH->DMASR = ETH_DMASR_RBUS;/* Resume DMA reception */ETH->DMARPDR = 0;}/* Return error: OWN bit set */ return frame; }if(((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (u32)RESET) && ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (u32)RESET) && ((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (u32)RESET)) {/* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */framelength = ((DMARxDescToGet->Status & ETH_DMARxDesc_FL) >> ETH_DMARxDesc_FrameLengthShift) - 4;/* Get the addrees of the actual buffer */frame.buffer = DMARxDescToGet->Buffer1Addr; }else{/* Return ERROR */framelength = ETH_ERROR;}frame.length = framelength;frame.descriptor = DMARxDescToGet;/* Update the ETHERNET DMA global Rx descriptor with next Rx decriptor *//* Chained Mode */ /* Selects the next DMA Rx descriptor list for next buffer to read */ DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMARxDescToGet->Buffer2NextDescAddr); /* Return Frame */ return (frame); }/******************************************************************************** Function Name : ETH_TxPkt_ChainMode* Description : Transmits a packet, from application buffer, pointed by ppkt.* Input: - FrameLength: Tx Packet size.* Output : None* Return : ETH_ERROR: in case of Tx desc owned by DMA* ETH_SUCCESS: for correct transmission*******************************************************************************/u32 ETH_TxPkt_ChainMode(u16 FrameLength){ /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */if((DMATxDescToSet->Status & ETH_DMATxDesc_OWN) != (u32)RESET){ /* Return ERROR: OWN bit set */ return ETH_ERROR;}/* Setting the Frame Length: bits[12:0] */DMATxDescToSet->ControlBufferSize = (FrameLength & ETH_DMATxDesc_TBS1);/* Setting the last segment and first segment bits (in this case a frame is transmitted in one descriptor) */ DMATxDescToSet->Status |= ETH_DMATxDesc_LS | ETH_DMATxDesc_FS;/* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */DMATxDescToSet->Status |= ETH_DMATxDesc_OWN;/* When Tx Buffer unavailable flag is set: clear it and resume transmission */if ((ETH->DMASR & ETH_DMASR_TBUS) != (u32)RESET){/* Clear TBUS ETHERNET DMA flag */ETH->DMASR = ETH_DMASR_TBUS;/* Resume DMA transmission*/ETH->DMATPDR = 0;}/* Update the ETHERNET DMA global Tx descriptor with next Tx decriptor */ /* Chained Mode *//* Selects the next DMA Tx descriptor list for next buffer to send */ DMATxDescToSet = (ETH_DMADESCTypeDef*) (DMATxDescToSet->Buffer2NextDescAddr); /* Return SUCCESS */ return ETH_SUCCESS; }/******************************************************************************** Function Name : ETH_GetCurrentTxBuffer* Description : Return the address of the buffer pointed by the current descritor.* Input: None* Output : None* Return : Buffer address*******************************************************************************/u32 ETH_GetCurrentTxBuffer(void){ /* Return Buffer address */ return (DMATxDescToSet->Buffer1Addr); }

这里我们加了一个FreeRTOS_net_config.h头文件，里面定义了MAC地址和默认的IP地址定义：

/* Define to prevent recursive inclusion -------------------------------------*/#ifndef __FREERTOS_NET_CONFIG_H__#define __FREERTOS_NET_CONFIG_H__#ifdef __cplusplusextern "C" {#endif/* MAC ADDRESS*/#define MAC_ADDR0 0x00#define MAC_ADDR1 0x80#define MAC_ADDR2 0xe1#define MAC_ADDR3 0x31#define MAC_ADDR4 0x45#define MAC_ADDR5 0x57/*Static IP ADDRESS*/#define IP_ADDR0 192#define IP_ADDR1 168#define IP_ADDR2 1#define IP_ADDR3 30/*NETMASK*/#define NETMASK_ADDR0 255#define NETMASK_ADDR1 255#define NETMASK_ADDR2 255#define NETMASK_ADDR3 0/*Gateway Address*/#define GW_ADDR0 192#define GW_ADDR1 168#define GW_ADDR2 1#define GW_ADDR3 1 #ifdef __cplusplus}#endif#endif /******************* (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

把FreeRTOS_net_config.h放在BSP目录下。

对于ethernetif.c的代码要说明一下ethernetif_input这个函数：

void ethernetif_input( void * pvParameters ){struct pbuf *p;for( ;; ){if (xSemaphoreTake( s_xSemaphore, emacBLOCK_TIME_WAITING_FOR_INPUT)==pdTRUE){while(1){p = low_level_input( s_pxNetIf );if(p!=NULL){ if (ERR_OK != s_pxNetIf->input( p, s_pxNetIf)){pbuf_free(p);p=NULL;}}elsebreak; }}}}

网上有很多版本没有while循环，这会导致数据接收的时候缓冲区很快被填满，但不能清空，从而导致速度突然下降乃至断断续续，大量丢包，即使ping本机也会陡然降速，不断超时。加上while就可以解决问题了，但是出现了bug，导致系统崩溃，问题出现在low_level_input函数中的

frame.descriptor->Status = ETH_DMARxDesc_OWN;

因为frame.descriptor这个指针使用完之后就被释放了，程序再次跑到这里的时候frame.descriptor成了野指针。

为了解决这个问题，在使用前判断一下：

/* Check if the descriptor is exist */if(!frame.descriptor) return p;

详细位置请参考上面的有关代码。

另外，我们代码中使用了信号量，所以需要在FreeRTOS的配置文件中打开相关的宏，以支持信号量：

把FreeRTOSConfig.h中的：

#define configUSE_COUNTING_SEMAPHORES 0

改为：

#define configUSE_COUNTING_SEMAPHORES 1

接下来需要改的地方就是网卡接口中断服务程序了。

需要修改两个文件，第一个就是启动文件STM32F10x.s，把以太网中断向量的屏蔽解除。

第二个就是中断服务函数文件stm32f10x_it.c，定义以太网中断服务函数。

STM32F10x.s如下：

;/*****************************************************************************/;/* STM32F10x.s: Startup file for ST STM32F10x device series */;/*****************************************************************************/;/* <<< Use Configuration Wizard in Context Menu >>>*/;/*****************************************************************************/;/* This file is part of the uVision/ARM development tools. */;/* Copyright (c) - Keil Software. All rights reserved.*/;/* This software may only be used under the terms of a valid, current, */;/* end user licence from KEIL for a compatible version of KEIL software*/;/* development tools. Nothing else gives you the right to use this software. */;/*****************************************************************************/;// <h> Stack Configuration;// <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>;// </h>Stack_SizeEQU0x00000400AREA STACK, NOINIT, READWRITE, ALIGN=3Stack_Mem SPACE Stack_Size__initial_sp;// <h> Heap Configuration;// <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>;// </h>Heap_Size EQU0x00000200AREA HEAP, NOINIT, READWRITE, ALIGN=3__heap_baseHeap_Mem SPACE Heap_Size__heap_limitIMPORT xPortPendSVHandlerIMPORT xPortSysTickHandlerIMPORT vPortSVCHandlerIMPORT vUARTInterruptHandler;IMPORT vTimer2IntHandlerPRESERVE8THUMB; Vector Table Mapped to Address 0 at ResetAREA RESET, DATA, READONLYEXPORT __VectorsEXPORT __Vectors_EndEXPORT __Vectors_Size__Vectors DCD__initial_sp ; Top of StackDCDReset_Handler ; Reset HandlerDCDNMI_Handler; NMI HandlerDCDHardFault_Handler ; Hard Fault HandlerDCDMemManage_Handler ; MPU Fault HandlerDCDBusFault_Handler; Bus Fault HandlerDCDUsageFault_Handler ; Usage Fault HandlerDCD0; ReservedDCD0; ReservedDCD0; ReservedDCD0; ReservedDCDvPortSVCHandler ; SVCall HandlerDCDDebugMon_Handler; Debug Monitor HandlerDCD0; ReservedDCDxPortPendSVHandler ; PendSV HandlerDCDxPortSysTickHandler ; SysTick Handler; External InterruptsDCDWWDG_IRQHandler ; Window WatchdogDCDPVD_IRQHandler ; PVD through EXTI Line detectDCDTAMPER_IRQHandler ; TamperDCDRTC_IRQHandler ; RTCDCDFLASH_IRQHandler; FlashDCDRCC_IRQHandler ; RCCDCDEXTI0_IRQHandler; EXTI Line 0DCDEXTI1_IRQHandler; EXTI Line 1DCDEXTI2_IRQHandler; EXTI Line 2DCDEXTI3_IRQHandler; EXTI Line 3DCDEXTI4_IRQHandler; EXTI Line 4DCDDMAChannel1_IRQHandler ; DMA Channel 1DCDDMAChannel2_IRQHandler ; DMA Channel 2DCDDMAChannel3_IRQHandler ; DMA Channel 3DCDDMAChannel4_IRQHandler ; DMA Channel 4DCDDMAChannel5_IRQHandler ; DMA Channel 5DCDDMAChannel6_IRQHandler ; DMA Channel 6DCDDMAChannel7_IRQHandler ; DMA Channel 7DCDADC_IRQHandler ; ADCDCDUSB_HP_CAN_TX_IRQHandler ; USB High Priority or CAN TXDCDUSB_LP_CAN_RX0_IRQHandler ; USB Low Priority or CAN RX0DCDCAN_RX1_IRQHandler ; CAN RX1DCDCAN_SCE_IRQHandler ; CAN SCEDCDEXTI9_5_IRQHandler ; EXTI Line 9..5DCDTIM1_BRK_IRQHandler ; TIM1 BreakDCDTIM1_UP_IRQHandler ; TIM1 UpdateDCDTIM1_TRG_COM_IRQHandler ; TIM1 Trigger and CommutationDCDTIM1_CC_IRQHandler ; TIM1 Capture Compare;DCD0;vTimer2IntHandler ; TIM2DCDTIM3_IRQHandler ; TIM3DCDTIM4_IRQHandler ; TIM4DCDI2C1_EV_IRQHandler ; I2C1 EventDCDI2C1_ER_IRQHandler ; I2C1 ErrorDCDI2C2_EV_IRQHandler ; I2C2 EventDCDI2C2_ER_IRQHandler ; I2C2 ErrorDCDSPI1_IRQHandler ; SPI1DCDSPI2_IRQHandler ; SPI2DCDvUARTInterruptHandler; USART1DCDUSART2_IRQHandler ; USART2DCDUSART3_IRQHandler ; USART3DCDEXTI15_10_IRQHandler; EXTI Line 15..10DCDRTCAlarm_IRQHandler ; RTC Alarm through EXTI LineDCDUSBWakeUp_IRQHandler; USB Wakeup from suspend;-------------------added by sunq@.08.1DCD0; ReservedDCD0; ReservedDCD0; ReservedDCD0; ReservedDCD0; ReservedDCD0; ReservedDCD0; ReservedDCDTIM5_IRQHandler ; TIM5DCDSPI3_IRQHandler ; SPI3DCDUART4_IRQHandler ; UART4DCDUART5_IRQHandler ; UART5DCDTIM6_IRQHandler ; TIM6DCDTIM7_IRQHandler ; TIM7DCDDMA2_Channel1_IRQHandler ; DMA2 Channel1DCDDMA2_Channel2_IRQHandler ; DMA2 Channel2DCDDMA2_Channel3_IRQHandler ; DMA2 Channel3DCDDMA2_Channel4_IRQHandler ; DMA2 Channel4DCDDMA2_Channel5_IRQHandler ; DMA2 Channel5DCDETH_IRQHandler ; EthernetDCDETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI lineDCDCAN2_TX_IRQHandler ; CAN2 TXDCDCAN2_RX0_IRQHandler ; CAN2 RX0DCDCAN2_RX1_IRQHandler ; CAN2 RX1DCDCAN2_SCE_IRQHandler ; CAN2 SCEDCDOTG_FS_IRQHandler; USB OTG FS__Vectors_End__Vectors_Size EQU __Vectors_End - __VectorsAREA |.text|, CODE, READONLY; Reset handlerReset_Handler PROCEXPORT Reset_Handler [WEAK]IMPORT SystemInitIMPORT __mainLDRR0, =SystemInitBLXR0LDRR0, =__mainBXR0ENDP; Dummy Exception Handlers (infinite loops which can be modified)NMI_HandlerPROCEXPORT NMI_Handler[WEAK]B .ENDPHardFault_Handler\PROCEXPORT HardFault_Handler [WEAK]B .ENDPMemManage_Handler\PROCEXPORT MemManage_Handler [WEAK]B .ENDPBusFault_Handler\PROCEXPORT BusFault_Handler[WEAK]B .ENDPUsageFault_Handler\PROCEXPORT UsageFault_Handler [WEAK]B .ENDPSVC_HandlerPROCEXPORT SVC_Handler[WEAK]B .ENDPDebugMon_Handler\PROCEXPORT DebugMon_Handler[WEAK]B .ENDPPendSV_Handler PROCEXPORT PendSV_Handler [WEAK]B .ENDPSysTick_Handler PROCEXPORT SysTick_Handler [WEAK]B .ENDPDefault_Handler PROCEXPORT WWDG_IRQHandler [WEAK]EXPORT PVD_IRQHandler [WEAK]EXPORT TAMPER_IRQHandler [WEAK]EXPORT RTC_IRQHandler [WEAK]EXPORT FLASH_IRQHandler[WEAK]EXPORT RCC_IRQHandler [WEAK]EXPORT EXTI0_IRQHandler[WEAK]EXPORT EXTI1_IRQHandler[WEAK]EXPORT EXTI2_IRQHandler[WEAK]EXPORT EXTI3_IRQHandler[WEAK]EXPORT EXTI4_IRQHandler[WEAK]EXPORT DMAChannel1_IRQHandler [WEAK]EXPORT DMAChannel2_IRQHandler [WEAK]EXPORT DMAChannel3_IRQHandler [WEAK]EXPORT DMAChannel4_IRQHandler [WEAK]EXPORT DMAChannel5_IRQHandler [WEAK]EXPORT DMAChannel6_IRQHandler [WEAK]EXPORT DMAChannel7_IRQHandler [WEAK]EXPORT ADC_IRQHandler [WEAK]EXPORT USB_HP_CAN_TX_IRQHandler [WEAK]EXPORT USB_LP_CAN_RX0_IRQHandler [WEAK]EXPORT CAN_RX1_IRQHandler [WEAK]EXPORT CAN_SCE_IRQHandler [WEAK]EXPORT EXTI9_5_IRQHandler [WEAK]EXPORT TIM1_BRK_IRQHandler [WEAK]EXPORT TIM1_UP_IRQHandler [WEAK]EXPORT TIM1_TRG_COM_IRQHandler [WEAK]EXPORT TIM1_CC_IRQHandler [WEAK]EXPORT TIM2_IRQHandler [WEAK]EXPORT TIM3_IRQHandler [WEAK]EXPORT TIM4_IRQHandler [WEAK]EXPORT I2C1_EV_IRQHandler [WEAK]EXPORT I2C1_ER_IRQHandler [WEAK]EXPORT I2C2_EV_IRQHandler [WEAK]EXPORT I2C2_ER_IRQHandler [WEAK]EXPORT SPI1_IRQHandler [WEAK]EXPORT SPI2_IRQHandler [WEAK]EXPORT USART1_IRQHandler [WEAK]EXPORT USART2_IRQHandler [WEAK]EXPORT USART3_IRQHandler [WEAK]EXPORT EXTI15_10_IRQHandler[WEAK]EXPORT RTCAlarm_IRQHandler [WEAK]EXPORT USBWakeUp_IRQHandler[WEAK];-------------added @.09.27-----------------------------EXPORT TIM5_IRQHandler [WEAK]EXPORT SPI3_IRQHandler [WEAK]EXPORT UART4_IRQHandler [WEAK]EXPORT UART5_IRQHandler [WEAK]EXPORT TIM6_IRQHandler [WEAK]EXPORT TIM7_IRQHandler [WEAK]EXPORT DMA2_Channel1_IRQHandler [WEAK]EXPORT DMA2_Channel2_IRQHandler [WEAK]EXPORT DMA2_Channel3_IRQHandler [WEAK]EXPORT DMA2_Channel4_IRQHandler [WEAK]EXPORT DMA2_Channel5_IRQHandler [WEAK]EXPORT ETH_IRQHandler [WEAK]EXPORT ETH_WKUP_IRQHandler [WEAK]EXPORT CAN2_TX_IRQHandler [WEAK]EXPORT CAN2_RX0_IRQHandler [WEAK]EXPORT CAN2_RX1_IRQHandler [WEAK]EXPORT CAN2_SCE_IRQHandler [WEAK]EXPORT OTG_FS_IRQHandler[WEAK]WWDG_IRQHandlerPVD_IRQHandlerTAMPER_IRQHandlerRTC_IRQHandlerFLASH_IRQHandlerRCC_IRQHandlerEXTI0_IRQHandlerEXTI1_IRQHandlerEXTI2_IRQHandlerEXTI3_IRQHandlerEXTI4_IRQHandlerDMAChannel1_IRQHandlerDMAChannel2_IRQHandlerDMAChannel3_IRQHandlerDMAChannel4_IRQHandlerDMAChannel5_IRQHandlerDMAChannel6_IRQHandlerDMAChannel7_IRQHandlerADC_IRQHandlerUSB_HP_CAN_TX_IRQHandlerUSB_LP_CAN_RX0_IRQHandlerCAN_RX1_IRQHandlerCAN_SCE_IRQHandlerEXTI9_5_IRQHandlerTIM1_BRK_IRQHandlerTIM1_UP_IRQHandlerTIM1_TRG_COM_IRQHandlerTIM1_CC_IRQHandlerTIM2_IRQHandlerTIM3_IRQHandlerTIM4_IRQHandlerI2C1_EV_IRQHandlerI2C1_ER_IRQHandlerI2C2_EV_IRQHandlerI2C2_ER_IRQHandlerSPI1_IRQHandlerSPI2_IRQHandlerUSART1_IRQHandlerUSART2_IRQHandlerUSART3_IRQHandlerEXTI15_10_IRQHandlerRTCAlarm_IRQHandlerUSBWakeUp_IRQHandler;---------added @.09.27--------------------------TIM5_IRQHandlerSPI3_IRQHandlerUART4_IRQHandlerUART5_IRQHandlerTIM6_IRQHandlerTIM7_IRQHandlerDMA2_Channel1_IRQHandlerDMA2_Channel2_IRQHandlerDMA2_Channel3_IRQHandlerDMA2_Channel4_IRQHandlerDMA2_Channel5_IRQHandlerETH_IRQHandlerETH_WKUP_IRQHandlerCAN2_TX_IRQHandlerCAN2_RX0_IRQHandlerCAN2_RX1_IRQHandlerCAN2_SCE_IRQHandlerOTG_FS_IRQHandlerB .ENDPALIGN; User Initial Stack & HeapIF:DEF:__MICROLIBEXPORT __initial_spEXPORT __heap_baseEXPORT __heap_limitELSEIMPORT __use_two_region_memoryEXPORT __user_initial_stackheap__user_initial_stackheapLDRR0, = Heap_MemLDRR1, =(Stack_Mem + Stack_Size)LDRR2, = (Heap_Mem + Heap_Size)LDRR3, = Stack_MemBXLRALIGNENDIFEND

stm32F10x_it.c如下：

/********************************************************************************* @file Project/STM32F10x_StdPeriph_Template/stm32f10x_it.c * @author MCD Application Team* @version V3.5.0* @date 08-April-* @brief Main Interrupt Service Routines.*This file provides template for all exceptions handler and *peripherals interrupt service routine.******************************************************************************* @attention** THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.** <h2><center>&copy; COPYRIGHT STMicroelectronics</center></h2>*******************************************************************************//* Includes ------------------------------------------------------------------*/#include "stm32f10x_it.h"#include "stm32_eth.h"/* Scheduler includes */#include "FreeRTOS.h"#include "task.h"#include "queue.h"/* lwip includes */#include "lwip/sys.h"/** @addtogroup STM32F10x_StdPeriph_Template* @{*//* Private typedef -----------------------------------------------------------*//* Private define ------------------------------------------------------------*//* Private macro -------------------------------------------------------------*//* Private variables ---------------------------------------------------------*/extern xSemaphoreHandle s_xSemaphore;/* Private function prototypes -----------------------------------------------*/extern void xPortSysTickHandler(void); /* Private functions ---------------------------------------------------------*//******************************************************************************//* Cortex-M3 Processor Exceptions Handlers*//******************************************************************************//*** @brief This function handles NMI exception.* @param None* @retval None*/void NMI_Handler(void){}/*** @brief This function handles Hard Fault exception.* @param None* @retval None*/void HardFault_Handler(void){/* Go to infinite loop when Hard Fault exception occurs */while (1){}}/*** @brief This function handles Memory Manage exception.* @param None* @retval None*/void MemManage_Handler(void){/* Go to infinite loop when Memory Manage exception occurs */while (1){}}/*** @brief This function handles Bus Fault exception.* @param None* @retval None*/void BusFault_Handler(void){/* Go to infinite loop when Bus Fault exception occurs */while (1){}}/*** @brief This function handles Usage Fault exception.* @param None* @retval None*/void UsageFault_Handler(void){/* Go to infinite loop when Usage Fault exception occurs */while (1){}}/*** @brief This function handles SVCall exception.* @param None* @retval None*/void SVC_Handler(void){}/*** @brief This function handles Debug Monitor exception.* @param None* @retval None*/void DebugMon_Handler(void){}/*** @brief This function handles PendSVC exception.* @param None* @retval None*/void PendSV_Handler(void){}/*** @brief This function handles SysTick Handler.* @param None* @retval None*/void SysTick_Handler(void){}/******************************************************************************//* STM32F10x Peripherals Interrupt Handlers *//* Add here the Interrupt Handler for the used peripheral(s) (PPP), for the *//* available peripheral interrupt handler's name please refer to the startup *//* file (startup_stm32f10x_xx.s). *//******************************************************************************//*** @brief This function handles ETH interrupt request.* @param None* @retval None*/void ETH_IRQHandler(void){portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;/* Frame received */if ( ETH_GetDMAFlagStatus(ETH_DMA_FLAG_R) == SET) {/* Give the semaphore to wakeup LwIP task */xSemaphoreGiveFromISR( s_xSemaphore, &xHigherPriorityTaskWoken ); }/* Clear the interrupt flags. *//* Clear the Eth DMA Rx IT pending bits */ETH_DMAClearITPendingBit(ETH_DMA_IT_R);ETH_DMAClearITPendingBit(ETH_DMA_IT_NIS);/* Switch tasks if necessary. */ if( xHigherPriorityTaskWoken != pdFALSE ){portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );}}/******************************************************************************//* STM32F10x Peripherals Interrupt Handlers *//* Add here the Interrupt Handler for the used peripheral(s) (PPP), for the *//* available peripheral interrupt handler's name please refer to the startup *//* file (startup_stm32f10x_xx.s). *//******************************************************************************//*** @brief This function handles PPP interrupt request.* @param None* @retval None*//*void PPP_IRQHandler(void){}*//*** @}*/ /******************* (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

移植到此基本完成。

下面验证一下移植结果。

把拷贝过来的BSP目录下的netcon.c加入到IDE的BSP组中，并修改内容如下：

/********************************************************************************* @file netconf.c* @author MCD Application Team* @version V1.1.0* @date 07-October-* @brief Network connection configuration******************************************************************************* @attention** THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.** <h2><center>&copy; COPYRIGHT STMicroelectronics</center></h2>*******************************************************************************//* Includes ------------------------------------------------------------------*/#include "lwip/mem.h"#include "lwip/memp.h"#include "lwip/dhcp.h"#include "ethernetif.h"#include "FreeRTOS_net_config.h"#include "netconf.h"#include "tcpip.h"#include <stdio.h>#define _DEBUG#include "dprintf.h"/* Private typedef -----------------------------------------------------------*/typedef enum { DHCP_START=0,DHCP_WAIT_ADDRESS,DHCP_ADDRESS_ASSIGNED,DHCP_TIMEOUT} DHCP_State_TypeDef;/* Private define ------------------------------------------------------------*/#define MAX_DHCP_TRIES 5/* Private macro -------------------------------------------------------------*//* Private variables ---------------------------------------------------------*/struct netif xnetif; /* network interface structure *//* Private functions ---------------------------------------------------------*//*** @brief Initializes the lwIP stack* @param None* @retval None*/void LwIP_Init(void){struct ip_addr ipaddr;struct ip_addr netmask;struct ip_addr gw;/* Create tcp_ip stack thread */tcpip_init( NULL, NULL ); /* IP address setting & display on STM32_evalboard LCD*/#ifdef USE_DHCPipaddr.addr = 0;netmask.addr = 0;gw.addr = 0;#elseIP4_ADDR(&ipaddr, IP_ADDR0, IP_ADDR1, IP_ADDR2, IP_ADDR3);IP4_ADDR(&netmask, NETMASK_ADDR0, NETMASK_ADDR1 , NETMASK_ADDR2, NETMASK_ADDR3);IP4_ADDR(&gw, GW_ADDR0, GW_ADDR1, GW_ADDR2, GW_ADDR3);#endif/* - netif_add(struct netif *netif, struct ip_addr *ipaddr,struct ip_addr *netmask, struct ip_addr *gw,void *state, err_t (* init)(struct netif *netif),err_t (* input)(struct pbuf *p, struct netif *netif))Adds your network interface to the netif_list. Allocate a structnetif and pass a pointer to this structure as the first argument.Give pointers to cleared ip_addr structures when using DHCP,or fill them with sane numbers otherwise. The state pointer may be NULL.The init function pointer must point to a initialization function foryour ethernet netif interface. The following code illustrates it's use.*/netif_add(&xnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);/* Registers the default network interface. */netif_set_default(&xnetif);/* When the netif is fully configured this function must be called.*/netif_set_up(&xnetif); }#ifdef USE_DHCP/*** @brief LwIP_DHCP_Process_Handle* @param None* @retval None*/int g_DHCP_OK_flag = 0;void LwIP_DHCP_task(void * pvParameters){struct ip_addr ipaddr;struct ip_addr netmask;struct ip_addr gw;uint32_t IPaddress;uint8_t iptab[4];uint8_t iptxt[20];uint8_t DHCP_state; DHCP_state = DHCP_START;for (;;){switch (DHCP_state){case DHCP_START:{dhcp_start(&xnetif);IPaddress = 0;DHCP_state = DHCP_WAIT_ADDRESS;printf("Looking for DHCP server,please wait... \r\n");}break;case DHCP_WAIT_ADDRESS:{/* Read the new IP address */IPaddress = xnetif.ip_addr.addr;if (IPaddress!=0) {DHCP_state = DHCP_ADDRESS_ASSIGNED; /* Stop DHCP */dhcp_stop(&xnetif);iptab[0] = (uint8_t)(IPaddress >> 24);iptab[1] = (uint8_t)(IPaddress >> 16);iptab[2] = (uint8_t)(IPaddress >> 8);iptab[3] = (uint8_t)(IPaddress);sprintf((char*)iptxt, " %d.%d.%d.%d", iptab[3], iptab[2], iptab[1], iptab[0]); /* end of DHCP process: LED1 stays ON*///STM_EVAL_LEDOn(LED1);//....printf("\r\nIP address[%s ]assigned by a DHCP server !\r\n",iptxt);vTaskDelete(NULL);}else{/* DHCP timeout */if (xnetif.dhcp->tries > MAX_DHCP_TRIES){DHCP_state = DHCP_TIMEOUT;/* Stop DHCP */dhcp_stop(&xnetif);/* Static address used */IP4_ADDR(&ipaddr, IP_ADDR0 ,IP_ADDR1 , IP_ADDR2 , IP_ADDR3 );IP4_ADDR(&netmask, NETMASK_ADDR0, NETMASK_ADDR1, NETMASK_ADDR2, NETMASK_ADDR3);IP4_ADDR(&gw, GW_ADDR0, GW_ADDR1, GW_ADDR2, GW_ADDR3);netif_set_addr(&xnetif, &ipaddr , &netmask, &gw);iptab[0] = IP_ADDR3;iptab[1] = IP_ADDR2;iptab[2] = IP_ADDR1;iptab[3] = IP_ADDR0;sprintf((char*)iptxt, " %d.%d.%d.%d", iptab[3], iptab[2], iptab[1], iptab[0]); /* end of DHCP process: LED1 stays ON*///STM_EVAL_LEDOn(LED1);//....printf("\r\nDHCP timeout \r\nStatic IP address :%s\r\n",iptxt);vTaskDelete(NULL);}{static int s=0;const char tokens[4]={'-','\\','|','/'};printf("\b\b\b\b%c%c%c%c",tokens[s++%4],tokens[s%4],tokens[s%4],tokens[s%4]);}}}break;default:printf("\r\nerr: DHCP_state=%d\r\n",DHCP_state); break;}/* Toggle LED1 *///STM_EVAL_LEDToggle(LED1);//.../* wait 250 ms */vTaskDelay(250);} }#endif /* USE_DHCP *//******************* (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

修改netconf.h，加入对DHCP的支持。

如下：

/********************************************************************************* @file netconf.h* @author MCD Application Team* @version V1.1.0* @date 07-October- * @brief This file contains all the functions prototypes for the netconf.c *file.******************************************************************************* @attention** THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.** <h2><center>&copy; COPYRIGHT STMicroelectronics</center></h2>*******************************************************************************//* Define to prevent recursive inclusion -------------------------------------*/#ifndef __NETCONF_H#define __NETCONF_H#ifdef __cplusplusextern "C" {#endif#define USE_DHCP // @.09.27 /* Includes ------------------------------------------------------------------*//* Exported types ------------------------------------------------------------*/ extern struct netif xnetif;/* Exported constants --------------------------------------------------------*//* Exported macro ------------------------------------------------------------*//* Exported functions ------------------------------------------------------- */void LwIP_Init(void);void LwIP_DHCP_task(void * pvParameters);#ifdef __cplusplus}#endif#endif /* __NETCONF_H *//******************* (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

main.c文件修改如下：

#include "stm32f10x.h"#include "FreeRTOS.h"#include "task.h"#include "queue.h"#include "semphr.h"#include "utils.h"#define _DEBUG#include "dprintf.h"void GPIO_Configuration(void){GPIO_InitTypeDef GPIO_InitStructure;/* Configure IO connected to LD1, LD2, LD3 and LD4 leds *********************/ GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_7;GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;GPIO_Init(GPIOD, &GPIO_InitStructure);}//??????void NVIC_Configuration(void){ /* Configure the NVIC Preemption Priority Bits */ NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);#ifdef VECT_TAB_RAM /* Set the Vector Table base location at 0x20000000 */ NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); #else /* VECT_TAB_FLASH *//* Set the Vector Table base location at 0x08000000 */ NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0); #endif}void RCC_Configuration(void){SystemInit(); RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA |RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC|RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOE|RCC_APB2Periph_ADC1 | RCC_APB2Periph_AFIO |RCC_APB2Periph_SPI1, ENABLE );// RCC_APB2PeriphClockCmd(RCC_APB2Periph_ALL ,ENABLE );RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4 |RCC_APB1Periph_USART3|RCC_APB1Periph_TIM2, ENABLE );RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);}void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ){/* This function will get called if a task overflows its stack. If theparameters are corrupt then inspect pxCurrentTCB to find which was theoffending task. */( void ) pxTask;printf("ÈÎÎñ£º%s ·¢ÏÖÕ»Òç³ö\n", pcTaskName);for( ;; );}/*-----------------------------------------------------------*/void vApplicationTickHook( void ){}static void prvSetupHardware( void ){/* Start with the clocks in their expected state. */RCC_DeInit();/* Enable HSE (high speed external clock). */RCC_HSEConfig( RCC_HSE_ON );/* Wait till HSE is ready. */while( RCC_GetFlagStatus( RCC_FLAG_HSERDY ) == RESET ){}/* 2 wait states required on the flash. */*( ( unsigned long * ) 0x40022000 ) = 0x02;/* HCLK = SYSCLK */RCC_HCLKConfig( RCC_SYSCLK_Div1 );/* PCLK2 = HCLK */RCC_PCLK2Config( RCC_HCLK_Div1 );/* PCLK1 = HCLK/2 */RCC_PCLK1Config( RCC_HCLK_Div2 );/* Enable PLL. */RCC_PLLCmd( ENABLE );/* Wait till PLL is ready. */while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET){}/* Select PLL as system clock source. */RCC_SYSCLKConfig( RCC_SYSCLKSource_PLLCLK );/* Wait till PLL is used as system clock source. */while( RCC_GetSYSCLKSource() != 0x08 ){}/* Enable GPIOA, GPIOB, GPIOC, GPIOD, GPIOE and AFIO clocks */RCC_APB2PeriphClockCmd( RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB |RCC_APB2Periph_GPIOC| RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOE | RCC_APB2Periph_AFIO, ENABLE );/* Set the Vector Table base address at 0x08000000 */NVIC_SetVectorTable( NVIC_VectTab_FLASH, 0x0 );NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );/* Configure HCLK clock as SysTick clock source. */SysTick_CLKSourceConfig( SysTick_CLKSource_HCLK );GPIO_Configuration();}#define ledSTACK_SIZE configMINIMAL_STACK_SIZE#define ledFLASH_RATE_BASE ( ( TickType_t ) 333 )static TaskHandle_t xHandleTaskLED=NULL;static void vTaskLED(void* pvParameters){TickType_t xFlashRate, xLastFlashTime;xFlashRate = ledFLASH_RATE_BASE + ( ledFLASH_RATE_BASE * ( TickType_t ) 2 );xFlashRate /= portTICK_PERIOD_MS;xFlashRate /= ( TickType_t ) 2;xLastFlashTime = xTaskGetTickCount();while(1){/* Turn on LD1 */GPIO_SetBits(GPIOD, GPIO_Pin_2);/* Insert delay *///vTaskDelay(300);vTaskDelayUntil( &xLastFlashTime, xFlashRate );/* Turn off LD1 */GPIO_ResetBits(GPIOD, GPIO_Pin_2);/* Insert delay *///vTaskDelay(300);vTaskDelayUntil( &xLastFlashTime, xFlashRate );}}#include "serial.h"#include "integer.h"#include "diskio.h"#include "ff.h"#include "sdcard.h" #include "common.h"#include <stdio.h>#define SYSTEM_INIT_TASK_PRIO ( tskIDLE_PRIORITY )/* Handle to the com port used by both tasks. */static xComPortHandle xPort = NULL;/* The Rx task will block on the Rx queue for a long period. */#define comRX_BLOCK_TIME ( ( TickType_t ) 0xffff )static void sd_card_task(void* pvParameters){ signed char key = 0;GPIO_ResetBits(GPIOF, GPIO_Pin_6);//LED1 onwhile(1){printf("\r\n============ ÇëÑ¡Ôñ...===============\r\n\n");printf("¸ñ ʽ »¯------------------------------- 1\r\n\n");printf("´´½¨Îļþ------------------------------- 2\r\n\n");printf("ɾ³ýÎļþ ------------------------------ 3\r\n\n");printf("ÁбíÎļþ------------------------------- 4\r\n\n");printf("ÖØÆôϵͳ ------------------------------ 5\r\n\n");printf("´ÅÅÌÐÅÏ¢------------------------------- 6\r\n\n");printf("´´½¨Ä¿Â¼------------------------------- 7\r\n\n");printf("±à¼­Îļþ------------------------------- 8\r\n\n");printf("¶ÁÈ¡Îļþ------------------------------- 9\r\n\n");printf("========================================\r\n\n");xSerialGetChar( xPort, &key, comRX_BLOCK_TIME );if (key == 0x31) //Format FS{printf("\r\n----1----");format_disk();}else if (key == 0x32) //Creat File{printf("\r\n----2----");creat_file(); }else if (key == 0x33) //Delete File{printf("\r\n----3----");delete_file();}else if (key == 0x34) //List File{printf("\r\n----4----");list_file();}else if (key == 0x35) //Reset FS{printf("\r\n----5----");Sys_Soft_Reset();}else if (key == 0x36) //Disk info{printf("\r\n----6----");get_disk_info(); }else if (key == 0x37) //Creat Dir{printf("\r\n----7----");creat_dir();}else if (key == 0x38) //Edit File{printf("\r\n----8----");edit_file();}else if (key == 0x39) //Read File{printf("\r\n----9----");read_file(); }else{printf("\r\n----%c----",key);printf("\r\nÖ»½ÓÊÜ1-9ÃüÁÇëÖØÐÂÊäÈë");} } }#include "netconf.h"#include "stm32_eth.h"#define SYSTEM_INIT_TASK_PRIO ( tskIDLE_PRIORITY )#define DHCP_TASK_PRIO ( tskIDLE_PRIORITY + 2 ) static TaskHandle_t xHandleTaskSystemInit=NULL;static void System_Init_task(void* pvParameters){xTaskCreate(vTaskLED,"vTaskLED",ledSTACK_SIZE,NULL,3,&xHandleTaskLED);printf("2 led demos tasks are created !\r\n");//xTaskCreate(sd_card_task,"vTaskSDCard",1024,NULL,SYSTEM_INIT_TASK_PRIO,NULL); //printf("The task of SDCard is created!\r\n");printf("eth hardware initialzing...\r\n");FreeRTOS_Hardware_STMS32_ETH_Init();printf("eth hardware ok\r\nstarting LwIP stack...\r\n");/* Initilaize the LwIP stack */LwIP_Init();printf("LwIP stack started !\r\n");/* Initialize tcp echo server *///tcpecho_init();#ifdef USE_DHCP/* Start DHCPClient */xTaskCreate(LwIP_DHCP_task, "DHCPClient", configMINIMAL_STACK_SIZE * 2, NULL,DHCP_TASK_PRIO, NULL);#endif printf("LwIP_DHCP_task is created !\r\n");vTaskDelete(xHandleTaskSystemInit);}int main(void){ __set_PRIMASK(1);//½ûֹȫ¾ÖÖжÏprvSetupHardware(); FreeRTOS_printf_service_init();printf("###############################################\r\n");printf("## hello! welcome to FreeRTOS v9.0.0##\r\n");printf("###############################################\r\n");printf("\r\n\r\n");SD_Init(); InitMQTTServerInfo();xTaskCreate(System_Init_task,"vTaskSystemInit",100,NULL,SYSTEM_INIT_TASK_PRIO,&xHandleTaskSystemInit);vTaskStartScheduler();//Æô¶¯ÈÎÎñµ÷¶ÈÆ÷}/******************* (C) COPYRIGHT WildFire Team *****END OF FILE************/

编译完成后，把hex档烧到开发板上，上电运行。看到：

LwIP已经运行起来了。路由分配了ip：10.0.0.109

打开一个cmd窗口，ping一下开发板：

可以看到ping的结果还是很稳定的。

本文完整的源代码下载地址：

STM32F107_FreeRTOS_v9.0.0_SDCard_LwIP-1.4.1.rar

下一篇将移植MQTT，并对步进电机控制器进行控制。